| 11. |
|
|
| 12. |
- Jantsch, Axel, et al.
(författare)
-
The Rugby Model : a conceptual frame for the study of modelling, analysis and synthesis concepts of electronic systems
- 1999
-
Ingår i: Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings. ; , s. 256-262
-
Konferensbidrag (refereegranskat)abstract
- We propose a conceptual framework, called the Rugby Model, in which designs, design processes and design tools can be studied. It is an extension of the Y chart and adds two dimensions for design representation, namely Data and Tune. The behavioural domain of Y chart is replaced by a more restricted domain called Computation. The structural and physical domains of Y chart are merged into a more general domain called Communication. A fifth dimension deals with design manipulations and transformations at three abstraction levels. The model shall establish a common understanding of modelling and design process concepts for communication and education in the community. In a case study we illustrate how a design can be characterized with the concepts the Rugby model
|
|
| 13. |
|
|
| 14. |
- Kumar, Shashi, et al.
(författare)
-
A network on chip architecture and design methodology
- 2002
-
Ingår i: VLSI 2002. - : IEEE conference proceedings. - 0769514863 ; , s. 105-112
-
Konferensbidrag (refereegranskat)abstract
- We propose a packet switched platform for single chip systems which scales well to an arbitrary number of processor like resources. The platform, which we call Network-on-Chip (NOC), includes both the architecture and the design methodology. The NOC architecture is a m x n mesh of switches and resources are placed on the slots formed by the switches. We assume a direct layout of the 2-D mesh of switches and resources providing physical- architectural level design integration. Each switch is connected to one resource and four neighboring switches, and each resource is connected to one switch. A resource can be a processor core, memory, an FPGA, a custom hardware block or any other intellectual property (LP) block, which fits into the available slot and complies with the interface of the NOC. The NOC architecture essentially is the onchip communication infrastructure comprising the physical layer, the data link layer and the network layer of the OSI protocol stack. We define the concept of a region, which occupies an area of any number of resources and switches. This concept allows the NOC to accommodate large resources such as large memory banks, FPGA areas, or special purpose computation resources such as high performance multiprocessors. The NOC design methodology consists of two phases. In the first phase a concrete architecture is derived from the general NOC template. The concrete architecture defines the number of switches and shape of the network, the kind and shape of regions and the number and kind of resources. The second phase maps the application onto the concrete architecture to form a concrete product.
|
|
| 15. |
|
|
| 16. |
|
|
| 17. |
- Soininen, Juha-Pekka, et al.
(författare)
-
Extending Platform-Based Design to Network on Chip Systems
- 2003
-
Ingår i: Proceedings of the International Conference on VLSI Design.
-
Konferensbidrag (refereegranskat)abstract
- Exploitation of silicon capacity will require improvements in design productivity and more scalable system paradigms. Asynchronous message passing networks on chip (NOC) have been proposed as backbones for billion-transistor ASICs. We present a novel layered backbone-platform-system (BPS) design methodology for development of network-on-chip based products. It combines and extends the distributed, parallel, embedded and platform-based design concepts in order to manage the diversity and complexity of NOCbased-systems. The reuse of communication principles in various platforms, the reuse of platforms in product differentiation, and system-level decision-support methods are the cornerstones of our methodology. The presented mappability estimation and workload simulations demonstrate the feasibility of such methods.
|
|
| 18. |
|
|
