| 1. |
- Hemani, Ahmed, et al.
(författare)
-
Lowering power consumption in clock by using globally asynchronous locally synchronous design style
- 1999
-
Ingår i: Design Automation Conference, 1999. Proceedings. 36th. ; , s. 873-878
-
Konferensbidrag (refereegranskat)abstract
- Power consumption in clock of large high performance VLSIs can be reduced by adopting globally asynchronous, locally synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to (a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and (b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads
|
|
| 2. |
- Hemani, Ahmed, et al.
(författare)
-
Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style
- 1999
-
Ingår i: Proceedings of the 36th ACM/IEEE conference on Design automation. - New York, NY, USA : ACM. ; , s. 873-878
-
Konferensbidrag (refereegranskat)abstract
- Power consumption in clock of large high performance VLSIs can be reduced by adopting Globally Asynchronous, Locally Synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads.
|
|
| 3. |
- Meincke, Thomas, et al.
(författare)
-
Globally asynchronous locally synchronous architecture for large high-performance ASICs
- 1999
-
Ingår i: ; 2, s. 512-515
-
Konferensbidrag (refereegranskat)abstract
- Clock nets are the major source of power consumption in large, high-performance ASICs and a design bottleneck when it comes to tolerable clock skew. A way to obviate the global clock net is to partition the design into large synchronous blocks each having its own clock. Data with other blocks is exchanged asynchronously using handshake signals. Adopting such a strategy requires a methodology that supports: 1) a partitioning method dividing a design into the number of synchronous blocks such that the gain due to global clock net removal exceeds the communication overhead and 2) synthesis of handshake protocols to implement the data transfer between synchronous blocks. We describe this methodology and present results of applying it to a realistic design done in 0.25 micron, ranging in operating frequencies from 20 MHz to 1 GHz. The results show that the net power savings compared to fully synchronous designs are on an average about 30%
|
|
