| 1. |
- Mazur, Mikael, 1990, et al.
(författare)
-
Field Trial of FPGA-Based Real-Time Sensing Transceiver over 524km of Live Aerial Fiber
- 2023
-
Ingår i: Optical Fiber Communication Conference, OFC 2023. - 9781957171180
-
Konferensbidrag (refereegranskat)abstract
- We perform fiber sensing over a 524 km live network using a real-time coherent transceiver prototype. Polarization and length changes from the link consisting exclusively of aerial fiber wound around high-voltage power cables are continuously monitored.
|
|
| 2. |
|
|
| 3. |
- Ahmad, Tauseef, 1986, et al.
(författare)
-
Methodology for Power-Aware Coherent Receiver Design
- 2013
-
Ingår i: Optics InfoBase Conference Papers. - 2162-2701. ; , s. SPT4D.4-
-
Konferensbidrag (refereegranskat)abstract
- We describe a methodology to design and evaluate DSP hardware for a coherent receiver. Important parameters that can be assessed include DSP power consumption and chip area.
|
|
| 4. |
- Björk, Magnus, 1977, et al.
(författare)
-
Exposed Datapath for Efficient Computing
- 2006
-
Rapport (övrigt vetenskapligt/konstnärligt)abstract
- We introduce FlexCore, which is the first exemplar of a processor based on the FlexSoC processor paradigm. TheFlexCore utilizes an exposed datapath for increased performance. Microbenchmarks yield a performance boost of a factor of two over a traditional five-stage pipeline with the same functional units as the FlexCore.We describe our approach to compiling for the FlexCore.A flexible interconnect allows the FlexCore datapath to bedynamically reconfigured as a consequence of code generation. Additionally, specialized functional units may be introduced and utilized within the same architecture and compilation framework. The exposed datapath requires a wide control word. The conducted evaluation of two micro benchmarks confirms that this increases the instruction bandwidth and memory footprint. This calls for an efficient instruction decoding as proposed in the FlexSoC paradigm.
|
|
| 5. |
|
|
| 6. |
- Börjeson, Erik, 1984, et al.
(författare)
-
Circuit Implementation of Pilot-Based Dynamic MIMO Equalization for Coupled-Core Fibers
- 2024
-
Ingår i: Optical Fiber Communication Conference, OFC 2024.
-
Konferensbidrag (refereegranskat)abstract
- We explore ASIC implementation for pilot-based MIMO equalizers for coupled-core transmission, considering chip area scaling trends and performance impact of time-dependent drift. For a system with 28-GBd subcarriers, an equalizer for 8 × 8 is 5.3 times larger than for 2 × 2.
|
|
| 7. |
- Fougstedt, Christoffer, 1990, et al.
(författare)
-
ASIC Implementation of Time-Domain Digital Back Propagation for Coherent Receivers
- 2018
-
Ingår i: IEEE Photonics Technology Letters. - 1041-1135 .- 1941-0174. ; 30:13, s. 1179-1182
-
Tidskriftsartikel (refereegranskat)abstract
- Digital back propagation (DBP) is often proposed and implemented offline for the mitigation of nonlinear impairments in long-haul fiber communications. However, complexity in terms of chip area and power consumption in a realistic application-specific integrated circuit implementation is yet to be determined. Here, we implement time-domain DBP (TD-DBP) in a 28-nm fully-depleted silicon-on-insulator process technology, considering digital implementation aspects such as limited-resolution arithmetic and finite-length filters. We choose as example a coherent optical transmission system, viz. a single-channel, single-polarization, and 20-GBd 16-QAM system, for which the DBP is known to perform well. For the considered system, we find that the TD-DBP can enable a reach increase from 3400 to 5300 km, at a power dissipation of <20 W (or, conversely, an energy dissipation of <230 pJ/bit), at a pre-FEC BER of 10-2.
|
|
| 8. |
|
|
| 9. |
- Fougstedt, Christoffer, 1990, et al.
(författare)
-
Time-Domain Digital Back Propagation: Algorithm and Finite-Precision Implementation Aspects
- 2017
-
Ingår i: Optics InfoBase Conference Papers. - 2162-2701. - 9781943580231 ; , s. Article no 7937325-
-
Konferensbidrag (refereegranskat)abstract
- We propose a nonlinear mitigation algorithm designed from an ASIC perspective, and analyze implementation aspects. Given 9 signal and 11 coefficient bits, reach is increased by 105% compared to linear compensation in single-channel 16-QAM transmission.
|
|
| 10. |
- Kan, Haorui, et al.
(författare)
-
Digital Emulation of Time-Varying PMD for Real-Time DSP Evaluations
- 2021
-
Ingår i: Asia Communications and Photonics Conference, ACP. - 2162-108X. - 9781957171005 ; M4H
-
Konferensbidrag (refereegranskat)abstract
- We introduce a digital PMD emulator to accelerate BER analysis of coherent receiver DSPs. The emulator creates parameterizable, time-varying impairments, which we use to demonstrate real-time analysis of a CMA equalizer.
|
|
