SwePub
Sök i SwePub databas

  Utökad sökning

Träfflista för sökning "WFRF:(Soudris Dimitrios) "

Sökning: WFRF:(Soudris Dimitrios)

  • Resultat 1-7 av 7
Sortera/gruppera träfflistan
   
NumreringReferensOmslagsbildHitta
1.
  • Candaele, Bernard, et al. (författare)
  • Mapping Optimisation for Scalable multi-core ARchiTecture : The MOSART approach
  • 2010
  • Ingår i: Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010. - 978-076954076-4 ; s. 518-523
  • Konferensbidrag (refereegranskat)abstract
    • The project will address two main challenges of prevailing architectures: 1) The global Interconnect and memory bottleneck due to a single, globally shared memory with high access times and power consumption; 2) The difficulties in programming heterogeneous, multi-core platforms, in particular in dynamically managing data structures in distributed memory. MOSART aims to overcome these through a multi-core architecture with distributed memory organisation, a Network-on-Chip (NoC) communication backbone and configurable processing cores that are scaled, optimised and customised together to achieve diverse energy, performance, cost and size requirements of different classes of applications. MOSART achieves this by: A) Providing platform support for management of abstract data structures Including middleware services and a run-time data manager for NoC based communication infrastructure; 2) Developing tool support for parallelizing and mapping applications on the multi-core target platform and customizing the processing cores for the application.
  •  
2.
  • Candaele, Bernard, et al. (författare)
  • The MOSART Mapping Optimization for multi-core Architectures
  • 2011
  • Ingår i: VLSI 2010 Annual Symposium. - Springer Publishing Company. ; s. 181-195
  • Konferensbidrag (refereegranskat)abstract
    • MOSART project addresses two main challenges of prevailing architectures: (i) Theglobal interconnect and memory bottleneck due to a single, globally shared memorywith high access times and power consumption; (ii) The difficulties in programmingheterogeneous, multi-core platforms MOSART aims to overcome these through amulti-core architecture with distributed memory organization, a Network-on-Chip(NoC) communication backbone and configurable processing cores that are scaled,optimized and customized together to achieve diverse energy, performance, cost andsize requirements of different classes of applications. MOSART achieves this by:(i) Providing platform support for management of abstract data structures includingmiddleware services and a run-time data manager for NoC based communicationinfrastructure; (ii) Developing tool support for parallelizing and mapping applicationson the multi-core target platform and customizing the processing cores for theapplication.
  •  
3.
  • Soudris, Dimitrios, et al. (författare)
  • AEGLE : A Big Bio-Data Analytics Framework for Integrated Health-Care Services
  • 2015
  • Ingår i: Proceedings International Conference on Embedded Computer Systems - Architectures, Modeling and Simulation (SAMOS XV). - 9781467373111 ; s. 246-253
  • Konferensbidrag (refereegranskat)abstract
    • AEGLE project(1) targets to build an innovative ICT solution addressing the whole data value chain for health based on: cloud computing enabling dynamic resource allocation, HPC infrastructures for computational acceleration and advanced visualization techniques. In this paper, we provide an analysis of the addressed Big Data health scenarios and we describe the key enabling technologies, as well as data privacy and regulatory issues to be integrated into AEGLE's ecosystem, enabling advanced health-care analytic services, while also promoting related research activities.
  •  
4.
  • Anagnostopoulos, Iraklis, et al. (författare)
  • Custom Microcoded Dynamic Memory Management for Distributed On-Chip Memory Organizations
  • 2011
  • Ingår i: IEEE Embedded Systems Letters. - 1943-0663. ; 3:2, s. 66-69
  • Tidskriftsartikel (refereegranskat)abstract
    • Multiprocessor system-on-chip (MPSoCs) have attracted significant attention since they are recognized as a scalable paradigm to interconnect and organize a high number of cores. Current multicore embedded systems exhibit increased levels of dynamicbehavior, leading to unexpected memory footprint variations unknown at design time.Dynamic memory management (DMM) is a promising solution for such types of dynamicsystems. Although some efficient dynamic memory managers have been proposed for conventional bus-based MPSoC platforms, there are no DMM solutions regarding the constraints and the opportunities delivered by the physical distribution of multiple memorynodes of the platform. In this work, we address the problem of providing customizedmicrocoded DMM on MPSoC platforms with distributed memory organization. Customization is enabled at application-and platform-level. Results show that customizedmicrocoded DMM can serve approximately 7× more allocation requests compared to puredistributed memory platforms and perform 25% faster than the corresponding high-level implementation in C language. 
  •  
5.
  • Aviles, Marcos, et al. (författare)
  • A co-design methodology for implementing computer vision algorithms for rover navigation onto reconfigurable hardware
  • 2011
  • Ingår i: Proceedings of the FPL2011 Workshop on Computer Vision on Low-Power Reconfigurable Architectures. ; s. 9-10
  • Konferensbidrag (övrigt vetenskapligt)abstract
    • Vision-based robotics applications have been widely studied in the last years. However, up to now solutions that have been proposed were affecting mostly software level. The SPARTAN project focuses in the tight and optimal implementation of computer vision algorithms targeting to rover navigation. For evaluation purposes, these algorithms will be implemented with a co-design methodology onto a Virtex-6 FPGA device.
  •  
6.
  • Papadopoulos, Lazaros, et al. (författare)
  • A Systematic Methodology for Optimization of Applications Utilizing Concurrent Data Structures
  • 2016
  • Ingår i: IEEE transactions on computers. - 0018-9340. ; 65:7, s. 2019-2031
  • Tidskriftsartikel (refereegranskat)abstract
    • Modern multicore embedded systems often execute applications that rely heavily on concurrent data structures. The selection of efficient concurrent data structure implementations for a specific application is usually a complex and time consuming task, because each design decision often affects the performance and the energy consumption of the embedded system in various and occasionally unpredictable ways. The complexity is normally addressed by developers by adopting ad-hoc design solutions, which are often suboptimal and yield poor results. To face this problem, we propose a semi-automated methodology for the optimization of applications that utilize concurrent data structures that is based on design space exploration. The proposed approach is evaluated by using both microbenchmarks and real-world applications that are executed on multicore embedded systems with different architectural specifications. Our results show that we can identify various trade-offs between different data structure implementations that can be used to optimize applications that rely on concurrent data structures.
  •  
7.
  • Papadopoulos, Lazaros, et al. (författare)
  • Performance and power consumption evaluation of concurrent queue implementations in embedded systems
  • 2015
  • Ingår i: Computer Science-Research and Development. - 1865-2034. ; 30:2, s. 165-175
  • Konferensbidrag (refereegranskat)abstract
    • Embedded and high performance computing (HPC) systems face many common challenges. One of them is the synchronization of the memory accesses in shared data. Concurrent queues have been extensively studied in the HPC domain and they are used in a wide variety of HPC applications. In this work, we evaluate a set of concurrent queue implementations in an embedded platform, in terms of execution time and power consumption. Our results show that by taking advantage of the embedded platform specifications, we achieve up to 28.2 % lower execution time and 6.8 % less power dissipation in comparison with the conventional lock-based queue implementation. We show that HPC applications utilizing concurrent queues can be efficiently implemented in embedded systems and that synchronization algorithms from the HPC domain can lead to optimal resource utilization of embedded platforms.
  •  
Skapa referenser, mejla, bekava och länka
  • Resultat 1-7 av 7
Typ av publikation
konferensbidrag (5)
tidskriftsartikel (2)
Typ av innehåll
refereegranskat (6)
övrigt vetenskapligt (1)
Författare/redaktör
Soudris, Dimitrios (7)
Xydis, Sotirios (4)
Jantsch, Axel, (3)
Anagnostopoulos, Ira ... (3)
Bartzas, Alexandros (3)
Lu, Zhonghai, (3)
visa fler...
Hemani, Ahmed, (2)
Tsigas, Philippas, 1 ... (2)
Chabloz, Jean-Michel ... (2)
Candaele, Bernard (2)
Aguirre, Sylvain (2)
Sarlotte, Michel (2)
Bekiaris, Dimitris (2)
Chen, Xiaowen, (2)
Vanmeerbeeck, Geert (2)
Kreku, Jari (2)
Tiensyrja, Kari (2)
Ieromnimon, Fragkisk ... (2)
Kritharidis, Dimitri ... (2)
Wiefrink, Andreas (2)
Vanthournout, Bart (2)
Martin, Philippe (2)
Walulya, Ivan, 1985- ... (2)
Papadopoulos, Lazaro ... (2)
Rosenquist, Richard, (1)
Stamatopoulos, Kosta ... (1)
Hadzidimitriou, Anas ... (1)
Ghia, Paolo (1)
Sutton, Lesley-Ann, (1)
Renaud-Goud, Paul, 1 ... (1)
Aviles, Marcos, (1)
Siozios, Kostas, (1)
Diamantopoulos, Dion ... (1)
Nalpantidis, Lazaros ... (1)
Kostavelis, Ioannis, (1)
Boukas, Evangelos, (1)
Gasteratos, Antonios ... (1)
Scarfo, Lydia (1)
Maglaveras, Nicos, (1)
Chouvarda, Ioanna, (1)
Becker, Tobias (1)
Barry, Brendan (1)
Baloukas, Christos, (1)
Chang, John, (1)
Raptopoulos, Andreas ... (1)
Manset, David, (1)
Pierscionek, Barbara ... (1)
Kayyali, Reem, (1)
Phillip, Nada, (1)
Vaporidi, Katerina, (1)
visa färre...
Lärosäte
Kungliga Tekniska Högskolan (4)
Chalmers tekniska högskola (2)
Uppsala universitet (1)
Språk
Engelska (7)
Forskningsämne (UKÄ/SCB)
Teknik (4)
Naturvetenskap (3)

År

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy