SwePub
Sök i SwePub databas

  Utökad sökning

Träfflista för sökning "db:Swepub ;pers:(Jantsch Axel);pers:(Liu Zhen'an);pers:(Kopp Andreas)"

Sökning: db:Swepub > Jantsch Axel > Liu Zhen'an > Kopp Andreas

  • Resultat 1-2 av 2
Sortera/gruppera träfflistan
   
NumreringReferensOmslagsbildHitta
1.
  • Liu, Ming, et al. (författare)
  • Trigger algorithm development on FPGA-based Compute Nodes
  • 2009
  • Ingår i: 2009 16th IEEE-NPSS Real Time Conference. - New York : IEEE. - 978-1-4244-5796-0 ; s. 478-484
  • Konferensbidrag (refereegranskat)abstract
    • Based on the ATCA computation architecture and Compute Nodes (CN), investigation and implementation work has been being executed for HADES and PANDA trigger algorithms. We present our designs for HADES track reconstruction processing, Cherenkov ring recognition, Time-Of-Flight processing, electromagnetic shower recognition.. and the PANDA straw tube tracking algorithm. They will appear as co-processors in the uniform system design to undertake the detector-specific computing. The algorithm principles will be explained and hardware designs are described in the paper. The current progress reveals the feasibility to implement these algorithms on FPGAs. Also experimental results demonstrate the performance speedup when compared to alternative software solutions, as well as the potential capability of high-speed parallel/pipelined processing in Data Acquisition and Trigger systems.
  •  
2.
  • Wang, Qiang, et al. (författare)
  • Hardware/Software Co-design of an ATCA-based Computation Platform for Data Acquisition and Triggering
  • 2009
  • Ingår i: 16th IEEE NPSS Real Time Conference. - 978-1-4244-5796-0 ; s. 485-489
  • Konferensbidrag (refereegranskat)abstract
    • An ATCA-based computation platform for data acquisition and trigger(TDAQ) applications has been developed for multiple future projects such its PANDA. HADES, and BESIII. Each Compute Node (CN) appears as one (if the fourteen Field Replaceable Units (FRU) in an ATCA shelf, which in total features a high performance of 1890 Clips inter-FPGA on-board channels, 1456 Gbps inter-board backplane connections, 728 Gbps full-duplex optical links, 70 Gbps Ethernet. 140 GBytes DDR2 SDRAM. and all computing resources of 70 Xilinx Virtex-4 FX60 FPGAs. Corresponding to (the system architecture, a hardware/software co-design approach is proposed to ease and accelerate the development for different experiments. In the uniform system design. application-specific computation is to be implemented as customized hardware co-processors, while the embedded PowerPC processor takes charge of flexible slow controls and transmission protocol processing.
  •  
Skapa referenser, mejla, bekava och länka
  • Resultat 1-2 av 2
Typ av publikation
konferensbidrag (2)
Typ av innehåll
refereegranskat (2)
Författare/redaktör
Lu, Zhonghai, (2)
Li, Lu (2)
Liu, Ming (2)
Xu, Hao, (2)
Wang, Qiang (2)
visa fler...
Kuehn, Wolfgang (2)
Lange, Soeren (2)
Roskoss, Johannes (2)
Jin, Dapeng (2)
Lang, Johannes (2)
Muenchow, David (2)
Pechenov, Vladimir (1)
Spataro, Stephano (1)
visa färre...
Lärosäte
Kungliga Tekniska Högskolan (2)
Språk
Engelska (2)
År
 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy