Influence of channel width on n- and p-type nano-wire-MOSFETs on silicon on insulator substrate

• The fabrication and characterization of nanoscale n- and p-type multi-wire metal-oxide semiconductor field effect transistors (MOSFETs) with a triple gate structure on silicon-on-insulator material (SOI) is described in this paper. Experimental results are compared to simulation with special emphasis on the influence of channel width on the subthreshold behavior. Experiment and simulation show that the threshold voltage depends strongly on the wire width at dimensions below 100 urn. It is further shown that the transition from partial to full channel depletion is dependent on channel geometry. Finally, an increased on-current per chip area is demonstrated for triple-gate SOI MOSFETs compared to planar SOI devices. (C) 2003 Elsevier Science B.V. All rights reserved.

Ämnesord

TEKNIK OCH TEKNOLOGIER  -- Nanoteknik (hsv//swe)

ENGINEERING AND TECHNOLOGY  -- Nano-technology (hsv//eng)

Nyckelord

double gate

FinFET

multi gate

SOI

triple gate

Publikations- och innehållstyp

ref (ämneskategori)

art (ämneskategori)