Sökning: id:"swepub:oai:DiVA.org:kth-73116" >
Lowering power cons...
Lowering power consumption in clock by using globally asynchronous locally synchronous design style
-
- Hemani, Ahmed (författare)
- KTH,Elektroniksystem
-
- Meincke, Thomas (författare)
- KTH,Elektroniksystem
-
- Kumar, Shashi (författare)
- Indian Institute of Technology
-
visa fler...
-
- Postula, Adam (författare)
- Department of CSEE, University of Queensland
-
- Olsson, Thomas (författare)
- Dept. of Applied Electronics, Univ. of Lund
-
- Nilsson, Peter (författare)
- Dept. of Applied Electronics, Univ. of Lund
-
- Öberg, Johnny (författare)
- KTH,Elektroniksystem
-
- Ellervee, Peeter (författare)
- KTH,Skolan för informations- och kommunikationsteknik (ICT)
-
- Lindqvist, Dan (författare)
- Ericsson Radio Systems AB
-
visa färre...
-
(creator_code:org_t)
- 1999
- 1999
- Engelska.
-
Ingår i: Design Automation Conference, 1999. Proceedings. 36th. ; , s. 873-878
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Power consumption in clock of large high performance VLSIs can be reduced by adopting globally asynchronous, locally synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to (a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and (b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Nyckelord
- GALS;globally asynchronous locally synchronous design style;high performance VLSIs;local clock generation;overheads;partitioning;power consumption;power saving;synchronous blocks;VLSI;application specific integrated circuits;clocks;integrated circuit design;logic CAD;logic partitioning
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)