Statis random access memory with symmetric leakage-compensated bit line.

• An eight-cell for static random access memory, the memory cell comprising cross-coupled inverters to store the information bit, two access nMOSFETs connected to local bit lines to access the stored information bit, and two nMOSFETs each having a gate connected to ground and coupled to the local bit lines and the cross-coupled inverters so that sub-threshold leakage currents to and from the local bit lines for a memory cell not being read are balanced.

Nyckelord

TECHNOLOGY

TEKNIKVETENSKAP

Publikations- och innehållstyp

pop (ämneskategori)

pat (ämneskategori)