Leakage-tolerant circuit and method for large register files

• A novel circuit technique for reducing leakage currents through the read-path of large register files in which a negative gate-source voltage is forced on a critical pass transistor between a cell read transistor and a local bitline such that when the cell is in a first state, the leakage current from a dynamic node of the cell read transistor is reduced. The reduced leakage current increases the robustness and performance of the read operation.

Nyckelord

TECHNOLOGY

TEKNIKVETENSKAP

Publikations- och innehållstyp

pop (ämneskategori)

pat (ämneskategori)