SwePub
Sök i LIBRIS databas

  Utökad sökning

id:"swepub:oai:DiVA.org:umu-219534"
 

Sökning: id:"swepub:oai:DiVA.org:umu-219534" > Gatelock :

Gatelock : input-dependent key-based locked gates for sat resistant logic locking

Rathor, Vijaypal Singh (författare)
Department of CSE, PDPM Indian Institute of Information Technology, Design and Manufacturing, Jabalpur, India
Singh, Munesh (författare)
Department of CSE, PDPM Indian Institute of Information Technology, Design and Manufacturing, Jabalpur, India
Sahoo, Kshira Sagar (författare)
Umeå universitet,Institutionen för datavetenskap
visa fler...
Mohanty, Saraju P. (författare)
Department of Computer Science and Engineering, University of North Texas, Denton, TX, USA
visa färre...
 (creator_code:org_t)
Institute of Electrical and Electronics Engineers (IEEE), 2024
2024
Engelska.
Ingår i: IEEE Transactions on Very Large Scale Integration (vlsi) Systems. - : Institute of Electrical and Electronics Engineers (IEEE). - 1063-8210 .- 1557-9999. ; 32:2, s. 361-371
  • Tidskriftsartikel (refereegranskat)
Abstract Ämnesord
Stäng  
  • Logic locking has become a robust method for reducing the risk of intellectual property (IP) piracy, overbuilding, and hardware Trojan threats throughout the lifespan of integrated circuits (ICs). Nevertheless, the majority of reported logic locking approaches are susceptible to satisfiability (SAT)-based attacks. The existing SAT-resistant logic locking methods provide a tradeoff between security and effectiveness and require a significant design overhead. In this article, a novel gate replacement-based input-dependent key-based logic locking (IDKLL) technique is proposed. We first introduce the concept of IDKLL, and how the IDKLL can mitigate the SAT attacks completely. Unlike conventional logic locking, the IDKLL approach uses multiple key sequences (KSs) (instead of a single KS) as the correct key to lock/unlock the design functionality for all inputs. Based on this IDKLL concept, we developed several locked gates. Further, we propose a lightweight gate replacement-based IDKLL called GateLock that locks the design by replacing exciting gates with their respective IDKLL-based locked gates. The security analysis of the proposed method shows that it prevents the SAT attack completely and forces the attacker to apply a significantly large number of brute-force attempts to decipher the key. The experimental evaluation on International Symposium on Circuits and Systems (ISCAS) and International Test Conference (ITC) benchmarks shows that the proposed GateLock method completely prevents the SAT-based attacks and requires an average of 56.7%, 72.7%, and 87.8% reduced area, power, and delay compared to cascaded locking (CAS-Lock) and strong Anti-SAT (SAS) approaches.

Ämnesord

NATURVETENSKAP  -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Sciences (hsv//eng)

Nyckelord

Anti-satisfiability (SAT)
Hardware
hardware Trojan
Intellectual property
intellectual property (IP)
IP piracy
IP protection
Logic gates
logic locking
Resistance
SAT-attack
Security
Synthetic aperture sonar
Trojan horses

Publikations- och innehållstyp

ref (ämneskategori)
art (ämneskategori)

Hitta via bibliotek

Till lärosätets databas

Sök utanför SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy