SwePub
Sök i LIBRIS databas

  Extended search

id:"swepub:oai:DiVA.org:uu-499012"
 

Search: id:"swepub:oai:DiVA.org:uu-499012" > Supporting Dynamic ...

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Supporting Dynamic Translation Granularity for Hybrid Memory Systems

Kim, Bokyeong (author)
Samsung Res, Suwon, South Korea
Hwang, Soojin (author)
Korea Adv Inst Sci & Technol, Sch Comp, Daejeon, South Korea
Cha, Sanghoon (author)
Samsung Adv Inst Technol, Suwon, South Korea
show more...
Park, Chang Hyun, Assistant Professor, 1989- (author)
Uppsala universitet,Avdelningen för datorteknik,Datorarkitektur och datorkommunikation
Park, Jongse (author)
Korea Adv Inst Sci & Technol, Sch Comp, Daejeon, South Korea
Huh, Jaehyuk (author)
Korea Adv Inst Sci & Technol, Sch Comp, Daejeon, South Korea
show less...
 (creator_code:org_t)
Institute of Electrical and Electronics Engineers (IEEE), 2022
2022
English.
In: 2022 IEEE 40th International Conference on Computer Design (ICCD). - : Institute of Electrical and Electronics Engineers (IEEE). - 9781665461863 - 9781665461870 ; , s. 25-32
  • Conference paper (peer-reviewed)
Abstract Subject headings
Close  
  • Hybrid memory has become a promising new solution for meeting ever growing memory capacity demands in a cost-effective way. In hybrid memory systems, the fast and high bandwidth memory is used to store performance-critical data, while the slow and low bandwidth memory provides capacity backup. In supporting such hybridization, virtual memory is the key mechanism, which can combine different memory components to a single memory view. For efficient translation for virtual memory, page size has been growing. However, the hybrid memory support requires fine-grained migration to quickly move only necessary memory portions to the precious fast memory. To address the challenges posed by the conflicting goals in the hybrid memory support based on virtual memory, this paper investigates decoupling of address translation into a two-step process. With the two-level translation, the critical core-side TLBs perform the translation to an intermediate address space, and the memory-side translation provides the actual physical location in memory devices. As the second-level translation handling page migration across different memory types, is decoupled from the first-level translation, it allows dynamic adjustment of its mapping granularity to improve the efficiency of translation and data reuse in the fast memory. This paper proposes a hardware architecture which identifies the memory access behavior of an application online and selects the best mapping granularity for the second-level translation.

Subject headings

NATURVETENSKAP  -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Sciences (hsv//eng)
TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)

Publication and Content Type

ref (subject category)
kon (subject category)

Find in a library

To the university's database

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Search outside SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view