Search: onr:"swepub:oai:DiVA.org:kth-66356" >
The MOSART Mapping ...
The MOSART Mapping Optimization for multi-core Architectures
-
Candaele, Bernard (author)
-
Aguirre, Sylvain (author)
-
Sarlotte, Michel (author)
-
show more...
-
Anagnostopoulos, Iraklis (author)
-
Xydis, Sotirios (author)
-
Bartzas, Alexandros (author)
-
Bekiaris, Dimitris (author)
-
Soudris, Dimitrios (author)
-
- Lu, Zhonghai (author)
- KTH,Elektroniksystem
-
- Chen, Xiaowen (author)
- KTH,Elektroniksystem
-
- Chabloz, Jean-Michel (author)
- KTH,Elektroniksystem
-
- Hemani, Ahmed (author)
- KTH,Elektroniksystem
-
- Jantsch, Axel (author)
- KTH,Elektroniksystem
-
Vanmeerbeeck, Geert (author)
-
Kreku, Jari (author)
-
Tiensyrja, Kari (author)
-
Ieromnimon, Fragkiskos (author)
-
Kritharidis, Dimitrios (author)
-
Wiefrink, Andreas (author)
-
Vanthournout, Bart (author)
-
Martin, Philippe (author)
-
show less...
-
(creator_code:org_t)
- 2011-09-08
- 2011
- English.
-
In: VLSI 2010 Annual Symposium. - Dordrecht : Springer Publishing Company. ; , s. 181-195
- Related links:
-
https://urn.kb.se/re...
-
show more...
-
https://doi.org/10.1...
-
show less...
Abstract
Subject headings
Close
- MOSART project addresses two main challenges of prevailing architectures: (i) Theglobal interconnect and memory bottleneck due to a single, globally shared memorywith high access times and power consumption; (ii) The difficulties in programmingheterogeneous, multi-core platforms MOSART aims to overcome these through amulti-core architecture with distributed memory organization, a Network-on-Chip(NoC) communication backbone and configurable processing cores that are scaled,optimized and customized together to achieve diverse energy, performance, cost andsize requirements of different classes of applications. MOSART achieves this by:(i) Providing platform support for management of abstract data structures includingmiddleware services and a run-time data manager for NoC based communicationinfrastructure; (ii) Developing tool support for parallelizing and mapping applicationson the multi-core target platform and customizing the processing cores for theapplication.
Subject headings
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Publication and Content Type
- ref (subject category)
- kon (subject category)
To the university's database
- By the author/editor
-
Candaele, Bernar ...
-
Aguirre, Sylvain
-
Sarlotte, Michel
-
Anagnostopoulos, ...
-
Xydis, Sotirios
-
Bartzas, Alexand ...
-
show more...
-
Bekiaris, Dimitr ...
-
Soudris, Dimitri ...
-
Lu, Zhonghai
-
Chen, Xiaowen
-
Chabloz, Jean-Mi ...
-
Hemani, Ahmed
-
Jantsch, Axel
-
Vanmeerbeeck, Ge ...
-
Kreku, Jari
-
Tiensyrja, Kari
-
Ieromnimon, Frag ...
-
Kritharidis, Dim ...
-
Wiefrink, Andrea ...
-
Vanthournout, Ba ...
-
Martin, Philippe
-
show less...
- About the subject
-
- ENGINEERING AND TECHNOLOGY
-
ENGINEERING AND ...
-
and Electrical Engin ...
- Articles in the publication
- VLSI 2010 Annual ...
- By the university
-
Royal Institute of Technology