SwePub
Tyck till om SwePub Sök här!
Sök i SwePub databas

  Extended search

Träfflista för sökning "LAR1:miun ;pers:(O'Nils Mattias);pers:(Tammemäe K.)"

Search: LAR1:miun > O'Nils Mattias > Tammemäe K.

  • Result 1-5 of 5
Sort/group result
   
EnumerationReferenceCoverFind
1.
  •  
2.
  •  
3.
  • Tammemäe, K., et al. (author)
  • AKKA : A Codesign Environment
  • 1995
  • In: The 13th NORCHIP Conference. ; , s. 249-
  • Conference paper (other academic/artistic)
  •  
4.
  • Tammemäe, K, et al. (author)
  • Flexible Codesign Target Architecture for Early Prototyping of CMIST Systems
  • 1996
  • In: Proceedings. 6th International Workshop on Field-Programmable Logic, FPL '96, Darmstadt, Germany, September 23-25, 1996. - : Springer. - 3540617302 ; , s. 193-199
  • Conference paper (peer-reviewed)abstract
    • We present an architecture for rapid prototyping of selected controldominated HW parts resulting from HW/SW cosynthesis. Our codesign toolkit AKKA[1], which targets to design of control intensive systems, consists of design space exploration, estimation, partitioning, cosimulation and verification subtools in common environment. For fast prototyping of HW parts an EVC board with Xilinx XC4013 FPGA is used. We describe an multifunctional architecture, programmable into the FPGA, consisting of reusable interface/memory section and synthesized functional part. Usability of architecture in client-server relationship is described.
  •  
5.
  • Tammemäe, K, et al. (author)
  • VLSI System Level Codesign Toolkit AKKA
  • 1996
  • In: Selected articles from the 1996 NORCHIP Seminar : [held November 4 - 5, 1996, in Helsinki]. - Boston [u.a.] : : Kluwer.
  • Conference paper (peer-reviewed)abstract
    • We present a toolkit for embedded system VLSI design. Toolkit AKKA1 [1], consists of design space exploration through profiling, estimation, partitioning, cosimulation and cosynthesis subtools. Most of tasks in this list can be classified into HW/SW codesign domain. We will describe proposed design flow, starting from design capture and ending with generation of unique synthesis-able VHDL code for HW, and assembler code for SW. Our approach is oriented to control and memory intensive systems. It is illustrated by a Mandelbrot plotter in this paper.
  •  
Skapa referenser, mejla, bekava och länka
  • Result 1-5 of 5
Type of publication
conference paper (4)
reports (1)
Type of content
other academic/artistic (3)
peer-reviewed (2)
Author/Editor
Hemani, A. (3)
Jantsch, A. (2)
Tenhunen, H. (2)
Oelmann, Bengt (1)
show more...
Tenhunen, Hannu (1)
Kruus, M. (1)
Tornemo, A (1)
show less...
University
Mid Sweden University (5)
Language
English (5)
Research subject (UKÄ/SCB)
Engineering and Technology (5)

Year

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view