| 1. |
|
|
| 2. |
- Guang, Liang, et al.
(författare)
-
Hierarchical Agent Monitored Parallel On-Chip System : A Novel Design Paradigm and its Formal Specification
- 2010
-
Ingår i: International Journal of Embedded and Real-Time Communication Systems (IJERTCS). - : IGI Global. - 1947-3176 .- 1947-3184. ; 1:2, s. 86-105
-
Tidskriftsartikel (refereegranskat)abstract
- In this paper, the authors present a formal specification of a novel design paradigm, hierarchical agent monitored SoCs (HAMSOC). The paradigm motivates dynamic monitoring in a hierarchical and distributed manner, with adaptive agents embedded for local and global operations. Formal methods are of essential importance to the development of such a novel and complex platform. As the initial effort, functional specification is indispensable to the non-ambiguous system modeling before potential property verification. The formal specification defines the manner by which the system can be constructed with hierarchical components and the representation of run-time information in modeling entities and every type of the monitoring operations. The syntax follows the standard set theory with additional glossary and notations introduced to facilitate practical SoC design process. A case study of hierarchical monitoring for power management in NoC (Network-on-chip), written with the formal specification, is demonstrated
|
|
| 3. |
|
|
| 4. |
- Guang, Liang, et al.
(författare)
-
Hierarchical agent monitoring design approach towards self-aware parallel systems-on-chip
- 2010
-
Ingår i: ACM Transactions on Embedded Computing Systems. - : Association for Computing Machinery (ACM). - 1539-9087 .- 1558-3465. ; 9:3
-
Tidskriftsartikel (refereegranskat)abstract
- Hierarchical agent framework is proposed to construct a monitoring layer towards self-aware parallel systems-on-chip (SoCs). With monitoring services as a new design dimension, systems are capable of observing and reconfiguring themselves dynamically at all levels of granularity, based on application requirements and platform conditions. Agents with hierarchical priorities work adaptively and cooperatively to maintain and improve system performance in the presence of variations and faults. Function partitioning of agents and hierarchical monitoring operations on parallel SoCs are analyzed. Applying the design approach on the Network-on-Chip (NoC) platform demonstrates the design process and benefits using the novel approach.
|
|
| 5. |
- Guang, Liang, et al.
(författare)
-
Hierarchical Agent Monitoring Design Platform - towards Self-aware and Adaptive Embedded Systems
- 2011
-
Ingår i: PECCS 2011 - Proceedings of the 1st International Conference on Pervasive and Embedded Computing and Communication Systems. ; , s. 573-581
-
Konferensbidrag (refereegranskat)abstract
- Hierarchical agent monitoring design platform(HAM) is presented as a generic design approach for the emerging self-aware and adaptive embedded systems. Such systems, with various existing proposals for different advanced features, call for a concrete, practical and portable design approach. HAM addresses this necessity by providing a scalable and generically applicable design platform. This paper elaborately describes the hierarchical agent monitoring architecture, with extensive reference to the state-of-the-art technology in embedded systems. Two case studies are exemplified to demonstrate the design process and benefits of HAM design platform. One is about hierarchical agent monitored Network-on-Chip with quantitative experiments of hierarchical energy management. The other one is a projectional study of applying HAM on smart house systems, focusing on the design for enhanced dependability.
|
|
| 6. |
|
|
| 7. |
|
|
| 8. |
- Guang, Liang, et al.
(författare)
-
Interconnection alternatives for hierarchical monitoring communication in parallel SoCs
- 2010
-
Ingår i: Microprocessors and microsystems. - : Elsevier BV. - 0141-9331 .- 1872-9436. ; 34:5, s. 118-128
-
Tidskriftsartikel (refereegranskat)abstract
- Interconnection architectures for hierarchical monitoring communication in parallel System-on-Chip (SoC) platforms are explored. Hierarchical agent monitoring design paradigm is an efficient and scalable approach for the design of parallel embedded systems. Between distributed agents on different levels, monitoring communication is required to exchange information, which forms a prioritized traffic class over data traffic. The paper explains the common monitoring operations in SoCs, and categorizes them into different types of functionality and various granularities. Requirements for on-chip interconnections to support the monitoring communication are outlined. Baseline architecture with best-effort service, time division multiple access (TDMA) and two types of physically separate interconnections are discussed and compared, both theoretically and quantitatively on a Network-on-Chip (NoC)-based platform. The simulation uses power estimation of 65 nm technology and NoC microbenchmarks as traffic traces. The evaluation points out the benefits and issues of each interconnection alternative. In particular, hierarchical monitoring networks are the most suitable alternative, which decouple the monitoring communication from data traffic, provide the highest energy efficiency with simple switching, and enable flexible reconfiguration to tradeoff power and performance.
|
|
| 9. |
- Guang, Liang, et al.
(författare)
-
Low-latency and Energy-efficient Monitoring Interconnect for Hierarchical-agent-monitored NoCs
- 2008
-
Ingår i: Norchip - 26th Norchip Conference, Formal Proceedings. - 9781424424931 ; , s. 227-232
-
Konferensbidrag (refereegranskat)abstract
- This paper presents quantitative analysis of monitoring interconnect architecture alternatives in hierarchical agent-based NoC platform. Hierarchical monitoring design methodology provides scalable dynamic management services with agents monitoring different levels. To enable low-latency and lowenergy agent communication, we examined three interconnect alternatives: TDM-based virtual channeling, unified dedicated monitoring network, and separate dedicated monitoring networks. With Orion and Cadence simulators, we estimated the energy and latency of monitoring communications on the three architectures for an 8*8 mesh network in 65nm technology. The results suggest that separate dedicate links mostly minimize the communication delay and energy consumption (66.7% and 82.1% respectively compared to TDM-based interconnect), while incurring moderate area penalty.
|
|
| 10. |
- Hellberg, Lars, et al.
(författare)
-
System oriented VLSI curriculum at KTH
- 1997
-
Ingår i: ; , s. 57-59
-
Konferensbidrag (refereegranskat)abstract
- This paper describes the restructuring of VLSI education at the Royal Institute of Technology (KTH). Changing needs of industry, advances in technology and design methodology has required a significant reorganization of VLSI education with combined emphasis on system issues and associated physical constraints. We present here a course structure which will address, in parallel fashion, the key design issues for future system products
|
|
