| 1. |
- Hemani, Ahmed, et al.
(författare)
-
Lowering power consumption in clock by using globally asynchronous locally synchronous design style
- 1999
-
Ingår i: Design Automation Conference, 1999. Proceedings. 36th. ; , s. 873-878
-
Konferensbidrag (refereegranskat)abstract
- Power consumption in clock of large high performance VLSIs can be reduced by adopting globally asynchronous, locally synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to (a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and (b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads
|
|
| 2. |
- Hemani, Ahmed, et al.
(författare)
-
Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style
- 1999
-
Ingår i: Proceedings of the 36th ACM/IEEE conference on Design automation. - New York, NY, USA : ACM. ; , s. 873-878
-
Konferensbidrag (refereegranskat)abstract
- Power consumption in clock of large high performance VLSIs can be reduced by adopting Globally Asynchronous, Locally Synchronous design style (GALS). GALS has small overheads for the global asynchronous communication and local clock generation. We propose methods to a) evaluate the benefits of GALS and account for its overheads, which can be used as the basis for partitioning the system into optimal number/size of synchronous blocks, and b) automate the synthesis of the global asynchronous communication. Three realistic ASICs, ranging in complexity from 1 to 3 million gates, were used to evaluate GALS benefits and overheads. The results show an average power saving of about 70% in clock with negligible overheads.
|
|
| 3. |
- Meincke, Thomas, et al.
(författare)
-
Globally asynchronous locally synchronous architecture for large high-performance ASICs
- 1999
-
Ingår i: ; 2, s. 512-515
-
Konferensbidrag (refereegranskat)abstract
- Clock nets are the major source of power consumption in large, high-performance ASICs and a design bottleneck when it comes to tolerable clock skew. A way to obviate the global clock net is to partition the design into large synchronous blocks each having its own clock. Data with other blocks is exchanged asynchronously using handshake signals. Adopting such a strategy requires a methodology that supports: 1) a partitioning method dividing a design into the number of synchronous blocks such that the gain due to global clock net removal exceeds the communication overhead and 2) synthesis of handshake protocols to implement the data transfer between synchronous blocks. We describe this methodology and present results of applying it to a realistic design done in 0.25 micron, ranging in operating frequencies from 20 MHz to 1 GHz. The results show that the net power savings compared to fully synchronous designs are on an average about 30%
|
|
| 4. |
- Olsson, Thomas, et al.
(författare)
-
A Digitally Controlled Low-Power Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
- 2000
-
Ingår i: The 2000 IEEE International Symposium on Circuits and Systems. Proceedings.. - 0780354826 ; 3, s. 13-16
-
Konferensbidrag (refereegranskat)abstract
- Partitioning large high-speed globally synchronous ASICs into locally clocked blocks reduces clock skew problems and if handled correctly it also reduces the power consumption. However, to achieve these positive effects, the blocks need on-chip clock generators having properties such as small area and low power consumption. Therefore, a low power, high frequency, small area digitally controlled on-chip clock generator is designed and fabricated using a 0.35 μm process. The clock generator delivers up to 1.15 GHz at 3.3 V supply voltage. At 1 V supply voltage, it delivers up to 92 MHz while consuming 0.16 mW
|
|
| 5. |
- Olsson, Thomas, et al.
(författare)
-
A digitally controlled on-chip clock multiplier for globally asynchronous locally synchronous systems
- 1999
-
Ingår i: Circuits and Systems, 1999. 42nd Midwest Symposium on. ; 1, s. 84-87
-
Konferensbidrag (refereegranskat)abstract
- For large high-speed globally synchronous ASICs, designing the clock distribution net becomes a troublesome task. Besides problems caused by clock skew, the clock net also is a major source of power consumption. Partitioning the design into locally clocked blocks reduces clock skew problems and if handled correctly it also helps reducing power consumption. However, to achieve these positive effects, the blocks need on-chip clocks having properties as small area and low power consumption. Therefore, a low power small area digitally controlled on-chip clock generator is designed
|
|
| 6. |
|
|
| 7. |
|
|
| 8. |
|
|
| 9. |
- Khani, Sajjad, et al.
(författare)
-
Cold-induced expression of a truncated adenylyl cyclase 3 acts as rheostat to brown fat function
- 2024
-
Ingår i: Nature Metabolism. - 2522-5812.
-
Tidskriftsartikel (refereegranskat)abstract
- Promoting brown adipose tissue (BAT) activity innovatively targets obesity and metabolic disease. While thermogenic activation of BAT is well understood, the rheostatic regulation of BAT to avoid excessive energy dissipation remains ill-defined. Here, we demonstrate that adenylyl cyclase 3 (AC3) is key for BAT function. We identified a cold-inducible promoter that generates a 5′ truncated AC3 mRNA isoform (Adcy3-at), whose expression is driven by a cold-induced, truncated isoform of PPARGC1A (PPARGC1A-AT). Male mice lacking Adcy3-at display increased energy expenditure and are resistant to obesity and ensuing metabolic imbalances. Mouse and human AC3-AT are retained in the endoplasmic reticulum, unable to translocate to the plasma membrane and lack enzymatic activity. AC3-AT interacts with AC3 and sequesters it in the endoplasmic reticulum, reducing the pool of adenylyl cyclases available for G-protein-mediated cAMP synthesis. Thus, AC3-AT acts as a cold-induced rheostat in BAT, limiting adverse consequences of cAMP activity during chronic BAT activation.
|
|
| 10. |
|
|
