| 1. |
- Fakih, Maher, et al.
(författare)
-
Experimental Evaluation of SAFEPOWER Architecture for Safe and Power-Efficient Mixed-Criticality Systems
- 2019
-
Ingår i: Journal of Low Power Electronics and Applications. - : MDPI AG. - 2079-9268. ; 9:1
-
Tidskriftsartikel (refereegranskat)abstract
- With the ever-increasing industrial demand for bigger, faster and more efficient systems, a growing number of cores is integrated on a single chip. Additionally, their performance is further maximized by simultaneously executing as many processes as possible. Even in safety-critical domains like railway and avionics, multicore processors are introduced, but under strict certification regulations. As the number of cores is continuously expanding, the importance of cost-effectiveness grows. One way to increase the cost-efficiency of such a System on Chip (SoC) is to enhance the way the SoC handles its power consumption. By increasing the power efficiency, the reliability of the SoC is raised because the lifetime of the battery lengthens. Secondly, by having less energy consumed, the emitted heat is reduced in the SoC, which translates into fewer cooling devices. Though energy efficiency has been thoroughly researched, there is no application of those power-saving methods in safety-critical domains yet. The EU project SAFEPOWER (Safe and secure mixed-criticality systems with low power requirements) targets this research gap and aims to introduce certifiable methods to improve the power efficiency of mixed-criticality systems. This article provides an overview of the SAFEPOWER reference architecture for low-power mixed-criticality systems, which is the most important outcome of the project. Furthermore, the application of this reference architecture in novel railway interlocking and flight controller avionic systems was demonstrated, showing the capability to achieve power savings up to 37%, while still guaranteeing time-triggered task execution and time-triggered NoC-based communication.
|
|
| 2. |
- Lenz, Alina, et al.
(författare)
-
SAFEPOWER project : Architecture for Safe and Power-Efficient Mixed-Criticality Systems
- 2016
-
Ingår i: 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016). - : IEEE. - 9781509028160 ; , s. 294-300
-
Konferensbidrag (refereegranskat)abstract
- With the ever increasing industrial demand for bigger, faster and more efficient systems, a growing number of cores is integrated on a single chip. Additionally, their performance is further maximized by simultaneously executing as many processes as possible not regarding their criticality. Even safety critical domains like railway and avionics apply these paradigms under strict certification regulations. As the number of cores is continuously expanding, the importance of cost-effectiveness grows. One way to increase the cost-efficiency of such System on Chip (SoC) is to enhance the way the SoC handles its power resources. By increasing the power efficiency, the reliability of the SoC is raised, because the lifetime of the battery lengthens. Secondly, by having less energy consumed, the emitted heat is reduced in the SoC which translates into fewer cooling devices. Though energy efficiency has been thoroughly researched, there is no application of those power saving methods in safety critical domains yet. The EU project SAFEPOWER(1) targets this research gap and aims to introduce certifiable methods to improve the power efficiency of mixed-criticality real-time systems (MCRTES). This paper will introduce the requirements that a power efficient SoC has to meet and the challenges such a SoC has to overcome.
|
|
| 3. |
- Saeed, Nazeer, 1985-, et al.
(författare)
-
ADISTES Ontology for Active Diagnosis of Sensors and Actuators in Distributed Embedded Systems
- 2019
-
Ingår i: 2019 IEEE International Conference on Electro Information Technology (EIT). - 9781728109282 ; , s. 572-577
-
Konferensbidrag (refereegranskat)abstract
- Fault Detection, Isolation and Recovery (FDIR) are becoming increasingly indispensable for real-time systems. Active diagnosis systems, therefore, are endeavoring to increase the reliability of real-time systems by computing at run-time the diagnostic information within FDIR systems, to actively decide on recovery actions. For embedded systems that contain various components, especially those including sensors and actuators, it is essential to provide a platform in which these components are able to communicate and also serve for an active diagnosis system. This paper proposes the ADISTES ontology (Active Diagnosis based on Semantic Web Technologies for Distributed Embedded Real-Time Systems) for an active diagnosis system of sensors and actuators. The proposed ADISTES ontology is a general ontology that can be used by different cases and systems to integrate their sensors and actuators; it can be instantiated from heterogeneous sources. As a characteristic of ontologies, they provide information in a machine interpretable format. Hence, the ADISTES ontology can also play a role for different sensors and actuators to share and communicate their status with one another.
|
|
