| 11. |
|
|
| 12. |
|
|
| 13. |
- Hidvegi, Attila, et al.
(författare)
-
A high-speed data acquisition system for segmented Ge-detectors
- 2007
-
Ingår i: 2007 IEEE Nuclear Science Symposium Conference Record. - : IEEE. - 1424409233 - 9781424409235 - 9781424409228 ; , s. 536-537
-
Konferensbidrag (refereegranskat)abstract
- When using segmented Ge-detectors for gamma ray tracking it is necessary to determine the segment pulse shapes with high accuracy. A high-speed data acquisition system with many channels, high precision and with high sampling rate is required. There are also many other applications for such a system. Our system uses high performance FPGAs (Xilinx Virtex-V [2]) to cope with the data rates delivered by the high speed ADC chosen (Atmel 2Gsps, 10 bits) and to make all the data processing onboard in real time. Each board contains four such ADCs, which can either handle four channels up to full speed, or achieve higher sampling rates with interleaving. The boards can communicate with each other over different types of high-speed communication links. Control and monitoring is implemented with embedded processors. The processed result will be transmitted over Ethernet to final storage. The project introduces many challenging issues: signal integrity, ADC performance, interfacing ADCs to the FPGA, synchronisation of ADCs across the entire system, implementing flexible processing algorithms, high speed interconnection between boards and managing the significant heat generation. This is an ongoing project with interesting potentials for the future.
|
|
| 14. |
- Sengupta, B, et al.
(författare)
-
Towards a Neuronal Gauge Theory
- 2016
-
Ingår i: PLoS biology. - : Public Library of Science (PLoS). - 1545-7885. ; 14:3, s. e1002400-
-
Tidskriftsartikel (refereegranskat)
|
|
| 15. |
|
|
| 16. |
|
|
| 17. |
- Pálsson, Heimir, 1944-
(författare)
-
Regius translator : Den förste isländske studenten i Uppsala
- 2024
-
Ingår i: Scripta Islandica. - 0582-3234 .- 2001-9416. ; 74, s. 67-78
-
Tidskriftsartikel (refereegranskat)abstract
- The Icelander Jón Jónsson (Jonas Rugman) lived in Sweden 1658–1679 and made two short visits to Denmark 1661 and 1664. The present writer, in his Rugman-biography (2017), did guess that Jonas Rugman in his first visit had heard of the fantastic adventures of his countryman Þormóður Torfason (Tormod Torfæus), who had become the highly paid interpres regius, the Danish king’s translator, of Norse literature. In his Torfæus’ biography (2020), Bergsveinn Birgisson pointed out evidences that prove that in 1664 Jonas Rugman actually did appeal for the translator post that Torfæus then had had to leave in Copenhagen. But it was not until two years after Rugmans death that his successor in Sweden proudly could call himself Regius translator linguae antiquae.
|
|
| 18. |
|
|
| 19. |
- SenGupta, Breeta, et al.
(författare)
-
Test Scheduling for 3D Stacked ICs under Power Constraints
- 2011
-
Ingår i: 2nd IEEE International Workshop on Reliability Aware System Design and Test (RASDAT), Chennai, India, January 6-7, 2011.
-
Konferensbidrag (refereegranskat)abstract
- This paper addresses Test Application Time (TAT) reduction for core-based 3D Stacked ICs (SICs). Applying traditional test scheduling methods used for non-stacked chip testing where the same test schedule is applied both at wafer test and at final test to SICs, leads to unnecessarily high TAT. This is because the final test of 3D-SICs includes the testing of all the stacked chips. A key challenge in 3D-SIC testing is to reduce TAT by co-optimizing the wafer test and the final test while meeting power constraints. We consider a system of chips with cores equipped with dedicated Built-In-Self-Test (BIST)-engines and propose a test scheduling approach to reduce TAT while meeting the power constraints. Depending on the test schedule, the control lines that are required for BIST can be shared among several BIST engines. This is taken into account in the test scheduling approach and experiments show significant savings in TAT.
|
|
