SwePub
Sök i SwePub databas

  Utökad sökning

Träfflista för sökning "(WFRF:(Forsberg Bertil)) hsvcat:1 mspu:(conferencepaper) srt2:(2000-2004)"

Sökning: (WFRF:(Forsberg Bertil)) hsvcat:1 mspu:(conferencepaper) > (2000-2004)

  • Resultat 1-5 av 5
Sortera/gruppera träfflistan
   
NumreringReferensOmslagsbildHitta
1.
  • Forsberg, Håkan, et al. (författare)
  • Key Issues in Implementing an Optoelectronic Planar Free-space Architecture for Signal Processing Applications
  • 2003
  • Ingår i: IASTED International Multi-Conference on Applied Informatics. - : IASTED/ACTA Press. - 0889863415 ; , s. 621-629
  • Konferensbidrag (populärvet., debatt m.m.)abstract
    • In this paper, we deal with the key issues in implementing an optoelectronic architecture suitable for embedded signal processing. The architecture is based on a system concept where free-space optical interconnects and planar packaging technologies make it possible to merge complicated and new parallel computer architectures into planes and to take advantage of many properties of optics. For instance, optical fan-out reduces the hardware cost as well as the all-to-all broadcast time. It is also possible to meet scalability and high bisection bandwidth requirements. The main results show that it is possible to build a 6D hypercube using planar optical substrates.
  •  
2.
  • Forsberg, Håkan, et al. (författare)
  • A scalable and pipelined embedded signal processing system using optical hypercube interconnects
  • 2000
  • Ingår i: Proceedings of the 12th IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS 2000), Las Vegas, NV, USA, Nov. 6-9, 2000. - Las Vegas : IASTED. ; , s. 265-272
  • Konferensbidrag (refereegranskat)abstract
    • In this paper, we propose a system suitable for embedded signal processing with extreme performance demands. The system consists of several computational modules that work independently and send data simultaneously in order to achieve high throughput. Each computational module is composed of multiple processors connected in a hypercube topology to meet scalability and high bisection bandwidth requirements. Free-space optical interconnects and planar packaging technology make it possible to transform the hypercubes into planes and to take advantage of many optical properties. For instance, optical fan-out reduces hardware cost. This, altogether, makes the system capable of meeting high performance demands in, e.g., massively parallel signal processing. An example system with eleven computational modules and an overall peak performance greater than 2.8 TFLOPS is presented. The effective inter-module bandwidth in this configuration is 1,024 Gbit/s.
  •  
3.
  • Forsberg, Håkan, 1969-, et al. (författare)
  • Opportunities for Optical Planar Interconnection Technology in Terabit Switches
  • 2003
  • Ingår i: Proceedings of the IASTED International Conference on Wireless and Optical Communications, July 2-4, 2003, Banff, Canada. - Anaheim; Calgary : ACTA Press. - 0889863741 - 9780889863743 ; , s. 155-164
  • Konferensbidrag (refereegranskat)abstract
    • To keep up with the explosive growth of world-wide network traffic, large-capacity switches, with switching capacities in excess of several terabits per second, are becoming an essential part of the future. To realize such switches, new architecture concepts must be considered. In this paper, we discuss a technology for terabit switches that combines the advantage of using optical communication in all three spatial dimensions and the benefits of using surface mounted optoelectronic as well as electronic chips. We present three different types of packet-based switch fabrics, all based on the optical planar interconnection technology. We then discuss these in terms of capacity, scalability, and physical size. All three implementations have a single switch plane cross sectional bandwidth exceeding 5 Tbps.
  •  
4.
  •  
5.
  • Forsberg, Håkan, et al. (författare)
  • Radar signal processing using pipelined optical hypercube interconnects
  • 2001
  • Ingår i: Proceedings of the 15th International Parallel and Distributed Processing Symposium. - Los Alamitos, California : IEEE Computer Society Press. - 0769509908 ; , s. 2043-2052
  • Konferensbidrag (refereegranskat)abstract
    • In this paper, we consider the mapping of two radar algorithms on a new scalable hardware architecture. The architecture consists of several computational modules that work independently and send data simultaneously in order to achieve high throughput. Each computational module is composed of multiple processors connected in a hypercube topology to meet scalability and high bisection bandwidth requirements. Free-space optical interconnects and planar packaging technology make it possible to transform the hypercubes into planes. Optical fan-out reduces the number of optical transmitters and thus the hardware cost. Two example systems are analyzed and mapped onto the architecture. One 64-channel airborne radar system with a sustained computational load of more than 1.6 TFLOPS, and one ground-based 128-channel radar system with extreme inter-processor communication demands.
  •  
Skapa referenser, mejla, bekava och länka
  • Resultat 1-5 av 5

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy