SwePub
Sök i LIBRIS databas

  Utökad sökning

WFRF:(Li Sirui)
 

Sökning: WFRF:(Li Sirui) > (2024) > Heterogeneous Recon...

Heterogeneous Reconfigurable Accelerator for Homomorphic Evaluation on Encrypted Data

Song, Wenqing (författare)
Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China.
Shen, Sirui (författare)
Ctr Wiskunde & Informat CWI Amsterdam, NL-1098 XG Amsterdam, Netherlands.
Xu, Congwei (författare)
Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China.
visa fler...
Wang, Yilin (författare)
Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China.
Wang, Xinyu (författare)
Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China.
Fu, Yuxiang (författare)
Nanjing Univ, Sch Integrated Circuit, Nanjing 210023, Peoples R China.
Li, Li (författare)
Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China.
Lu, Zhonghai (författare)
KTH,Elektronik och inbyggda system
visa färre...
Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210023, Peoples R China Ctr Wiskunde & Informat CWI Amsterdam, NL-1098 XG Amsterdam, Netherlands. (creator_code:org_t)
Institute of Electrical and Electronics Engineers (IEEE), 2024
2024
Engelska.
Ingår i: IEEE Access. - : Institute of Electrical and Electronics Engineers (IEEE). - 2169-3536. ; 12, s. 11850-11864
  • Tidskriftsartikel (refereegranskat)
Abstract Ämnesord
Stäng  
  • Homomorphic encryption (HE) enables third -party servers to perform computations on encrypted user data while preserving privacy. Although conceptually attractive, the speed of software implementations of HE is almost impractical. To address this challenge, various domain -specific architectures have been proposed to accelerate homomorphic evaluation, but efficiency remains a bottleneck. In this paper, we propose a homomorphic evaluation accelerator with heterogeneous reconfigurable modular computing units (RCUs) for the Brakerski/Fan-Vercauteren (BFV) scheme. RCUs leverage operator abstraction to efficiently perform basic sub -operations of homomorphic evaluation such as residue number system (RNS) conversion, number theoretic transform (NTT), and other modular computations. By combining these sub -operations, complex homomorphic evaluation operations like multiplication, rotation, and addition are efficiently executed. To address the high demand for data access and improve memory efficiency, we design a coordinate -based address encoding strategy that enables in -place and conflict -free data access. Furthermore, specific optimizations are performed on the core sub -operations such as NTT and automorphism. The proposed architecture is implemented on Xilinx Virtex-7 and UltraScale+ FPGA platforms and evaluated for polynomials of length 4096. Compared to state-of-the-art accelerators with the same parameter set, our accelerator achieves the following advantages: 1) 2.04x to 3.33x reduction in the area -time product (ATP) for the key sub -operation NTT, 2) 1.08x to 7.42x reduction in latency for homomorphic multiplication with higher area efficiency, and 3) support for a wider range of homomorphic evaluation operations, including rotation, compared to other BFV-based accelerators.

Ämnesord

NATURVETENSKAP  -- Data- och informationsvetenskap -- Datorteknik (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Engineering (hsv//eng)

Nyckelord

BFV
hardware acceleration
homomorphic encryption
number theoretic transform

Publikations- och innehållstyp

ref (ämneskategori)
art (ämneskategori)

Hitta via bibliotek

Till lärosätets databas

Sök utanför SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy