| 1. |
|
|
| 2. |
|
|
| 3. |
|
|
| 4. |
|
|
| 5. |
- Cao, Cao, et al.
(författare)
-
A Tool for Low-Power Synthesis of FSMs with Mixed Synchronous/Asynchronous State Memory
- 2004
-
Ingår i: 22ND NORCHIP CONFERENCE, PROCEEDINGS. - : IEEE. - 0780385101 ; , s. 199-202
-
Konferensbidrag (refereegranskat)abstract
- An efficient way to obtain Finite-State Machines (FSMs) with low power consumption is to,partition the machine into two or more sub-FSMs and use dynamic power management, where all sub-FSMs not active are shut down, to reduce dynamic power dissipation. In this paper we focus on FSM partitioning algorithms and RT-level power estimation functions that are the key issues in the design of a CAD tool for synthesis of low-power partitioned FSMS. We target an implementation architecture that is based on both synchronous and asynchronous state memory elements that enables larger power reductions than fully synchronous architectures do. Power reductions of up to 77% have been achieved at a cost of an increase in area of 18%.
|
|
| 6. |
- Cao, Cao, et al.
(författare)
-
Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design
- 2004
-
Ingår i: Proceedings of EUROMICRO Symposium on Digital System Design. - : IEEE COMPUTER SOC. - 0769522033 ; , s. 363-370
-
Konferensbidrag (refereegranskat)abstract
- Finite state machine (FSM) partitioning proves effective for power optimization. In this paper we propose a design model based on mixed synchronous/asynchronous state memory that results in implementations with low power dissipation and low area overhead for partitioned FSM.s. The state memory here is composed of the synchronous local state memory and asynchronous global state memory, where the former is used to distinguish the states inside a sub-FSM, and the latter is responsible for controlling sub-FSM communication. The input and output behaviour of the decomposed FSM is cycle by cycle equivalent to the undecomposed synchronous FSM. Together with clock gating technique, substantial power reduction can be demonstrated.
|
|
| 7. |
|
|
| 8. |
- Lundgren, Jan, et al.
(författare)
-
A power-line noise coupling estimation methodology for architectural exploration of mixed-signal systems
- 2003
-
Ingår i: Proceedings of the Southwest Symposium on Mixed-Signa Design. - : IEEE Press. - 0780377788 ; , s. 133-137
-
Konferensbidrag (refereegranskat)abstract
- This paper presents methods for early estimation of digital to analog noise coupling over the power distribution network in mixed-signal systems. The methods allow both behavioral verification of mixed-signal architectures and their sensitivity to noise coupling of the power distribution network. The behavioral level noise coupling simulation models are implemented as extensions to the SystemC system design language. To illustrate the effectiveness of the proposed methods, we have estimated the power distribution network noise for a photon-counting X-ray pixel array and compared this with SPICE simulations.
|
|
| 9. |
- Lundgren, Jan, 1977-, et al.
(författare)
-
Behavioral Simulation of Power Line Noise Coupling in Mixed-Signal Systems using SystemC
- 2003
-
Ingår i: ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS - NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN. - : IEEE. - 0769519040 ; , s. 275-277
-
Konferensbidrag (refereegranskat)abstract
- This paper presents methods for early quantification of digital to analog noise coupling at behavioral level. The methods enable designers to both verify the behavior of their mixed-signal architecture and its sensitivity to noise coupling. The high-level noise coupling simulation models are implemented as extensions to SystemC.
|
|
| 10. |
|
|
