| 1. |
|
|
| 2. |
|
|
| 3. |
|
|
| 4. |
- Dabrowski, Jerzy, et al.
(författare)
-
Boosting SER Test for RF Transceivers by Simple DSP Technique
- 2007
-
Ingår i: DATE '07 Design, Automation & Test in Europe Conference & Exhibition, 2007.. - : IEEE. - 9783981080124 ; , s. 1-6
-
Konferensbidrag (refereegranskat)abstract
- The paper presents a new technique of symbol error rate test (SER) for RF transceivers. A simple DSP algorithm implemented at the receiver baseband is introduced in terms of constellation correction, which is usually used to compensate for IQ imbalance. The test is oriented at detection of impairments in gain and noise figure in a transceiver frontend. The proposed approach is shown to enhance the sensitivity of a traditional SER test to the limits of its counterpart, the error vector magnitude (EVM) test. Its advantage over EVM is in simple implementation, lower DSP overhead and the ability of achieving a larger dynamic range of the test response. Also the test time is saved compared to a traditional SER test. The technique is validated by a simulation model of a Wi-Fi transceiver implemented in MatlabTM.
|
|
| 5. |
- Dabrowski, Jerzy, 1952-, et al.
(författare)
-
Offset Loopback Test For IC RF Transceivers
- 2006
-
Ingår i: Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006.. - Lodz, Poland : Dpt of Microelectronics and Computer Science, Technical University of Lodz. - 8392263227 ; , s. 583-586
-
Konferensbidrag (refereegranskat)abstract
- In this paper we develop an offset loopback test setup for integrated RF transceivers (TRx's). Basically, addressed are architectures, which are not suitable for direct loopback test such as FDD transceivers or TDD transceivers where the transmitter (Tx) and receiver (Rx) share one frequency synthesizer (called VCO modulating TRx's). The technique makes use of an extra mixer put on chip to compensate for the incompatibility of the Tx and Rx, i.e. to compensate for a difference between the transmit- and the receive frequency, and/or to introduce a baseband signal needed for test. We discuss the problem in terms of system-level models, which are implemented and verified in Matlabtrade
|
|
| 6. |
|
|
| 7. |
|
|
| 8. |
- Ramzan, Rashad, 1971-, et al.
(författare)
-
A 0.5-6 GHz Low Gain RF Front-End for Low-IF Over-Sampling Receivers in 90nm CMOS
- 2009
-
Annan publikation (övrigt vetenskapligt/konstnärligt)abstract
- The software defined radio concept has emerged as a feasible solution for future multigand and multistandard receivers. The proposed software defined radio architecture needs a front-end with moderate or low gain, high linearity, and low noise figure. This paper presents the design and measurement results of low gain RF front-end in 90nm CMOS covering the frequency range of 0.5-6GHz. The front-end is a modified form of a balanced active mixer to enhance its gain and achieve wideband input matching. The transcjonductance stage of a mixer is split into NMOS-PMOS inverter pair for better linearity and partial noise cancellation. The inverter stage with common drain feedback achieves wideband input impedance match getter than -8dB up to 8GHz. The front-end achieves voltage conversion gain of 5dB at 6GHz with 3dB bandwidth of more than 5.5GHz. The measured single side band noise figure at LO frequency of 1.5GHz and IF of 30MHz is 7dB. The measured 1dB compression point is -17dBm at 2.4GHz at 1GHz. The complete front-end consumers 23mW with active chip area of only 0.048mm2.
|
|
| 9. |
- Ramzan, Rashad, 1971-, et al.
(författare)
-
A 1.4V 25mW Inductorless Wideband LNA in 0.13μm CMOS
- 2007
-
Ingår i: IEEE International Solid State Circuits Conference (ISSCC), San Francisco, California, USA, Februrary 11-15. - : IEEE. - 1424408520 ; , s. 424-613
-
Konferensbidrag (refereegranskat)abstract
- A 1.4V wideband inductorless LNA, implemented in a 0.13mum CMOS process, consumes 25mW and occupies 0.019mm2. Measurement results show 17dB voltage gain, 7GHz BW, 2.4dB NF at 3GHz, -4.1 dBm IIP3, and -20dBm P1dB. A common-drain feedback circuit provides wideband 50Omega input matching and partial noise cancellation. A current reuse technique improves both gain and power.
|
|
| 10. |
- Ramzan, Rashad, et al.
(författare)
-
CMOS blocks for on-chip RF test
- 2006
-
Ingår i: Analog Integrated Circuits and Signal Processing. - : Springer Link. - 0925-1030 .- 1573-1979. ; 49:2, s. 151-150
-
Tidskriftsartikel (refereegranskat)abstract
- In this paper we present two designs of CMOS blocks suitable for integration with RF frontend blocks for test purposes. Those are a programmable RF test attenuator and a reconfigurable low noise amplifier (LNA), optimized with respect to their function and location in the circuit. We discuss their performances in terms of the test- and normal operation mode. The presented application model aims at a transceiver under loopback test with enhanced controllability and detectability. The circuits are designed for 0.35μm CMOS process. Simulation results of the receiver frontend operating in 2.4 GHz band are presented showing tradeoffs between the performance and test functionality.
|
|
