| 1. |
|
|
| 2. |
|
|
| 3. |
|
|
| 4. |
|
|
| 5. |
|
|
| 6. |
|
|
| 7. |
|
|
| 8. |
|
|
| 9. |
- Åström, Pontus, et al.
(author)
-
Low Power Optimization of Bit-Serial Digital Filters
- 1997
-
In: Tenth Annual IEEE International ASIC Conference and Exhibit, 1997. Proceedings.. - 0780342836 ; , s. 229-232
-
Conference paper (peer-reviewed)abstract
- A new approach to optimize full custom, fixed coefficient bit-serial filters aimed at high sample rate and low power consumption is presented. The idea is to trade the filter order with the coefficient length. To show the results two filters were designed and implemented, one as a minimum order filter and the other as a minimum coefficient filter. Measurements shows that a ten fold increase in sample rate can be obtained at half the power consumption
|
|
| 10. |
- Åström, Pontus, et al.
(author)
-
Power Reduction in Custom CMOS Digital Filter Structures
- 1999
-
In: Analog Integrated Circuits and Signal Processing. - 0925-1030. ; 18:1, s. 97-105
-
Journal article (peer-reviewed)abstract
- Today the main optimization parameter of digital filters is the filter order. By the aid of two implemented filters we will show that both power and speed can be enhanced if the optimization effort is made on reducing the filter coefficient lengths rather than minimizing the order. Both filters have been designed from the same specification, one as a standard minimum order filter, the other as a filter with short coefficients found by a computer search. The minimum order filter is of order three with seven bits long coefficients. The coefficient optimized filter is of order six with two bits long coefficients. Both filters were implemented with bit-serial fixed coefficient arithmetic in two's complement representation in a 0.8µ, two metal layers CMOS process. Measurements show an eightfold speedup at half the power consumption and only 30% area cost for the coefficient optimized filter.
|
|
