SwePub
Tyck till om SwePub Sök här!
Sök i LIBRIS databas

  Extended search

WFRF:(Qu F)
 

Search: WFRF:(Qu F) > Mid Sweden University > Vertical Sandwich G...

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Vertical Sandwich Gate-All-Around Field-Effect Transistors with Self-Aligned High-k Metal Gates and Small Effective-Gate-Length Variation

Yin, X. (author)
Yang, H. (author)
Xie, L. (author)
show more...
Ai, X. Z. (author)
Zhang, Y. B. (author)
Jia, K. P. (author)
Wu, Z. H. (author)
Ma, X. L. (author)
Zhang, Q. Z. (author)
Mao, S. J. (author)
Xiang, J. J. (author)
Zhang, Y. (author)
Gao, J. F. (author)
He, X. B. (author)
Bai, G. B. (author)
Lu, Y. H. (author)
Zhou, N. (author)
Kong, Z. Z. (author)
Zhao, J. (author)
Ma, S. S. (author)
Xuan, Z. H. (author)
Zhu, H. (author)
Li, Y. Y. (author)
Li, L. (author)
Zhang, Q. H. (author)
Han, J. H. (author)
Chen, R. L. (author)
Qu, Y. (author)
Yang, T. (author)
Luo, J. (author)
Li, J. F. (author)
Yin, H. X. (author)
Wang, G. L. (author)
Radamson, Henry H. (author)
Zhao, C. (author)
Wang, W. W. (author)
Ye, T. C. (author)
Li, J. J. (author)
Du, A. Y. (author)
Li, C. (author)
Zhao, L. H. (author)
Huang, W. X. (author)
show less...
Institute of Electrical and Electronics Engineers Inc. 2020
2020
English.
In: IEEE Electron Device Letters. - : Institute of Electrical and Electronics Engineers Inc.. - 0741-3106 .- 1558-0563. ; 41:1, s. 8-11
  • Journal article (peer-reviewed)
Abstract Subject headings
Close  
  • A new type of vertical nanowire (NW)/nanosheet (NS) field-effect transistors (FETs), termed vertical sandwich gate-all-around (GAA) FETs (VSAFETs), is presented in this work. Moreover, an integration flow that is compatible with processes used in the mainstream industry is proposed for the VSAFETs. Si/SiGe epitaxy, isotropic quasi-atomic-layer etching (qALE), and gate replacement were used to fabricate pVSAFETs for the first time. Vertical GAA FETs with self-aligned high-k metal gates and a small effective-gate-length variation were obtained. Isotropic qALE, including Si-selective etching of SiGe, was developed to control the diameter/thickness of the NW/NS channels. NWs with a diameter of 10 nm and NSs with a thickness of 20 nm were successfully fabricated, and good device characteristics were obtained. Finally, the device performance was investigated and is discussed in this work. © 2019 IEEE.

Keyword

atomic layer etching (ALE)
gate-all-around (GAA)
Si cap
SiGe channel
Vertical nanowire
Etching
Gates (transistor)
Nanowires
Atomic layer etching
Device characteristics
Effective gate length
Field effect transistor (FETs)
Gate-all-around
HIGH-K metal gates
SiGe channels
Vertical nanowires
Si-Ge alloys

Publication and Content Type

ref (subject category)
art (subject category)

Find in a library

To the university's database

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view