Sökning: onr:"swepub:oai:DiVA.org:kth-149605" >
Asynchronous BFT fo...
Asynchronous BFT for low power networks on chip
-
Abd El Ghany, M. A. (författare)
-
El-Moursy, M. A. (författare)
-
Korzec, D. (författare)
-
visa fler...
-
- Ismail, Mohammed (författare)
- KTH,Integrerade komponenter och kretsar,Ohio State University, Columbus, OH, United States,RaMSiS Group
-
visa färre...
-
(creator_code:org_t)
- IEEE, 2010
- 2010
- Engelska.
-
Ingår i: ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems. - : IEEE. - 9781424453092 ; , s. 3240-3243
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Asynchronous Butterfly Fat Tree (BFT) architecture is proposed to achieve low power Network on Chip (NoC). Asynchronous design could reduce the power dissipation of the network if the activity factor of the data transfer between two switches (αdata satisfies a certain condition. The area of Asynchronous BFT switch is increased by 25% as compared to Synchronous switch. However, the power dissipation of the Asynchronous architecture could be decreased by up to 33% as compared to the power dissipation of the conventional Synchronous architecture when the αdata equals 0.2 and the activity factor of the control signals is equal to 1/64 of the αdata. The total metal resources required to implement Asynchronous design is decreased by 12%.
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Nyckelord
- BFT
- GALS
- Low power
- NoC
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)
Hitta via bibliotek
Till lärosätets databas