Sökning: onr:"swepub:oai:DiVA.org:kth-153565" >
High throughput arc...
High throughput architecture for high performance NoC
-
Abd El Ghany, M. A. (författare)
-
El-Moursy, M. A. (författare)
-
- Ismail, Mohammed (författare)
- KTH,Elektroniksystem,Ohio State University, Columbus, United States,RaMSiS Group
-
(creator_code:org_t)
- IEEE, 2009
- 2009
- Engelska.
-
Ingår i: ISCAS. - : IEEE. - 9781424438280 ; , s. 2241-2244
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- High Throughput Butterfly Fat Tree (HTBFT) architecture to achieve high performance Networks on Chip (NoC) is proposed. The architecture increases the throughput of the network by 38% while preserving the average latency. The area of HTBFT switch is decreased by 18% as compared to Butterfly Fat Tree switch. The total metal resources required to implement HTBFT design is increased by 5% as compared to the total metal resources required to implement BFT design. The extra power consumption required to achieve the proposed architecture is 3% of the total power consumption of the BFT architecture.
Ämnesord
- NATURVETENSKAP -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
- NATURAL SCIENCES -- Computer and Information Sciences -- Computer Sciences (hsv//eng)
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Nyckelord
- BFT
- Latency
- NoC
- Throughput
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)
Hitta via bibliotek
-
ISCAS
(Sök värdpublikationen i LIBRIS)
Till lärosätets databas