Sökning: onr:"swepub:oai:DiVA.org:kth-274734" >
Hardware accelerati...
Hardware acceleration of multilayer perceptron based on inter-layer optimization
-
Chen, S. (författare)
-
- Lu, Zhonghai (författare)
- KTH,Elektronik och inbyggda system
-
(creator_code:org_t)
- Institute of Electrical and Electronics Engineers Inc. 2019
- 2019
- Engelska.
-
Ingår i: Proceedings - 2019 IEEE International Conference on Computer Design, ICCD 2019. - : Institute of Electrical and Electronics Engineers Inc.. - 9781538666487 ; , s. 164-172
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Multilayer Perceptron (MLP) is used in a broad range of applications. Hardware acceleration of MLP is one most promising way to provide better performance-energy efficiency. Previous works focused on the intra-layer optimization and layer-after-layer processing, while leaving the inter-layer optimization never studied. In this paper, we propose hardware acceleration of MLPs based on inter-layer optimization which allows us to overlap the execution of MLP layers. First we describe the inter-layer optimization from software and mathematical perspectives. Then, a reference Two-Neuron architecture which is efficient to support the inter-layer optimization is proposed and implemented. Discussions about area cost, performance and energy consumption are carried out to explore the scalability of the Two-Neuron architecture. Results show that the proposed MLP design optimized across layers achieves better performance and energy efficiency than the conventional intra-layer optimized designs. As such, the inter-layer optimization provides another possible direction other than the intra-layer optimization to gain further performance and energy improvements for the hardware acceleration of MLPs.
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)
Nyckelord
- Hardware Accelerator
- Inter-Layer Optimization
- Multilayer Perceptron
- Acceleration
- Energy efficiency
- Energy utilization
- Multilayer neural networks
- Multilayers
- Area cost
- Hardware acceleration
- Hardware accelerators
- Intra-layer
- Multi layer perceptron
- Neuron architectures
- Optimized designs
- Computer hardware
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)
Hitta via bibliotek
Till lärosätets databas