Sökning: onr:"swepub:oai:DiVA.org:kth-297740" >
Reverse Calculation...
Reverse Calculation-Based Low Memory Turbo Decoder for Power Constrained Applications
-
- Zhan, Ming (författare)
- Southwest Univ, Coll Elect & Informat Engn, Chongqing 400715, Peoples R China.
-
- Pang, Zhibo (författare)
- KTH,Elkraftteknik,Teknisk informationsvetenskap,ABB Corp Res, S-72226 Västerås, Sweden.;KTH Royal Inst Technol, Dept Intelligent Syst, S-11428 Stockholm, Sweden.
-
- Yu, Kan (författare)
- La Trobe Univ Bendigo, Sch Engn & Math Sci, Dept Comp Sci & Informat Technol, Flora Hill, Vic 3552, Australia.
-
visa fler...
-
- Wen, Hong (författare)
- Univ Elect Sci & Technol China UESTC, Sch Aeronaut & Astronaut, Chengdu 611731, Peoples R China.
-
visa färre...
-
Southwest Univ, Coll Elect & Informat Engn, Chongqing 400715, Peoples R China Elkraftteknik (creator_code:org_t)
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC, 2021
- 2021
- Engelska.
-
Ingår i: IEEE Transactions on Circuits and Systems Part 1. - : IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC. - 1549-8328 .- 1558-0806. ; 68:6, s. 2688-2701
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Turbo codes are a family of near Shannon limit error correction coding schemes that usually are adopted for wireless data transmission. To reduce the power dissipation of a long-term evolution (LTE) advanced turbo decoder, in this paper, we propose a reverse calculation based low memory turbo decoder architecture by partitioning the trellis diagram and simplifying the max* operator. The designed forward state metrics calculation architecture is merged with two classical decoding schemes. Through field programmable gate array (FPGA) hardware implementation, the state metrics cache (SMC) capacity is reduced by 65%, the power dissipation of the reverse calculation architecture is significantly reduced for all tested clock frequencies, and the decoding performance is not affected as compared with classical decoding schemes. The proposed reverse calculation architecture is an effective technique to achieve better decoding performance for power-constrained applications.
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Telekommunikation (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Telecommunications (hsv//eng)
Nyckelord
- LTE-Advanced standard
- turbo decoder
- state metrics
- SMC capacity
- reverse calculation
- power dissipation
Publikations- och innehållstyp
- ref (ämneskategori)
- art (ämneskategori)
Hitta via bibliotek
Till lärosätets databas