Wafer-Level 3D Integration Technology Platforms for ICs and MEMS

QC 20120328
Wafer-level three-dimensional (3D) integration is an emerging technology to increase theperformance and functionality of integrated circuits (ICs) and microelectromechanical systems(MEMS). In ICs, wafer-level 3D integration based on wafer bonding offers the potential for a highdensity of micron-sized through-die vias necessary for highest performance memory stacks,microprocessors with large L2 caches and ASICs with large embedded memories. In MEMS devices,wafer-level 3D integration based on wafer bonding offers the potential for integrating highperformance transducer materials such as various monocrystalline semiconductor materials withelectronic circuits for arrayed, highly integrated sensor and actuator components. This invited paperpresents an overview of current wafer-level 3D integration platforms that use wafer bonding withpolymer adhesives for ICs and MEMS applications.

Ingår i:TWENTY SECOND INTERNATIONAL VLSI MULTILEVEL INTERCONNECTION (VMIC), s. 486-493

Av författaren/redakt...: Niklaus, Frank; McMahon, J. J.; Yu, J.; Lee, S.H.; Lu, J.-Q.; Cale, T.S.; visa fler...; Gutmann, R.J.; visa färre...

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.