Sökning: onr:"swepub:oai:lup.lub.lu.se:cb6a40a4-691a-4fc3-9b9d-0ae700d23374" >
Area and power effi...
Area and power efficient trellis computational blocks in 0.13μm CMOS
-
- Kamuf, Matthias (författare)
- Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
-
- Öwall, Viktor (författare)
- Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
-
- Anderson, John B (författare)
- Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
-
(creator_code:org_t)
- 2005
- 2005
- Engelska.
-
Ingår i: IEEE International Symposium on Circuits and Systems (ISCAS). - 0780388348 ; , s. 344-347
- Relaterad länk:
-
https://portal.resea... (primary) (free)
-
visa fler...
-
http://dx.doi.org/10...
-
https://lup.lub.lu.s...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Improved add-compare-select and branch metric units are presented to reduce the complexity in the implementation of trellis-based decoding architectures. These units use a complementary property of the best rate 1/2 convolutional codes to reduce both area requirements and power consumption in a silicon implementation with no loss in decoding performance. For a 0.13μm CMOS process, synthesized computational blocks for decoders that can process codes from memory 2 up to 7 show up to 17% savings in both cell area and power consumption
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Nyckelord
- rate 1/2 convolutional codes
- complementary property
- trellis-based decoding architectures
- reduced complexity
- trellis computational blocks
- cell area
- CMOS process
- branch metric unit
- add-compare-select unit
- 0.13 micron
- power consumption
- silicon implementation
Publikations- och innehållstyp
- kon (ämneskategori)
- ref (ämneskategori)
Hitta via bibliotek
Till lärosätets databas