Sökning: onr:"swepub:oai:research.chalmers.se:e6302fb6-c7b7-4206-95c2-70caff2061ac" >
Improving Data Acce...
Improving Data Access Efficiency by Using a Tagless Access Buffer (TAB)
-
- Bardizbanyan, Alen, 1986 (författare)
- Chalmers tekniska högskola,Chalmers University of Technology
-
- Gavin, Peter (författare)
- Florida State University
-
- Whalley, David (författare)
- Florida State University
-
visa fler...
-
- Själander, Magnus, 1977 (författare)
- Chalmers tekniska högskola,Chalmers University of Technology
-
- Larsson-Edefors, Per, 1967 (författare)
- Chalmers tekniska högskola,Chalmers University of Technology
-
- McKee, Sally A, 1963 (författare)
- Chalmers tekniska högskola,Chalmers University of Technology
-
- Stenström, Per, 1957 (författare)
- Chalmers tekniska högskola,Chalmers University of Technology
-
visa färre...
-
(creator_code:org_t)
- ISBN 9781467355254
- 2013
- 2013
- Engelska.
-
Ingår i: Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, CGO 2013. - 9781467355254 ; , s. 269-279
- Relaterad länk:
-
http://publications.... (primary) (free)
-
visa fler...
-
https://research.cha...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- The need for energy efficiency continues to grow for many classes of processors, including those for which performance remains vital. Data cache is crucial for good performance, but it also represents a significant portion of the processor's energy expenditure. We describe the implementation and use of a tagless access buffer (TAB) that greatly improves data access energy efficiency while slightly improving performance. The compiler recognizes memory reference patterns within loops and allocates these references to a TAB. This combined hardware/software approach reduces energy usage by (1) replacing many level-one data cache (L1D) accesses with accesses to the smaller, more power-efficient TAB; (2) removing the need to perform tag checks or data translation lookaside buffer (DTLB) lookups for TAB accesses; and (3) reducing DTLB lookups when transferring data between the L1D and the TAB. Accesses to the TAB occur earlier in the pipeline, and data lines are prefetched from lower memory levels, which result in asmall performance improvement. In addition, we can avoid many unnecessary block transfers between other memory hierarchy levels by characterizing how data in the TAB are used. With a combined size equal to that of a conventional 32-entry register file, a four-entry TAB eliminates 40% of L1D accesses and 42% of DTLB accesses, on average. This configuration reduces data-access related energy by 35% while simultaneously decreasing execution time by 3%.
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)
Nyckelord
- strided access
- memory hierarchy
- energy
Publikations- och innehållstyp
- kon (ämneskategori)
- ref (ämneskategori)
Hitta via bibliotek
Till lärosätets databas