SwePub
Sök i SwePub databas

  Extended search

Träfflista för sökning "WFRF:(Kamuf Matthias) srt2:(2010)"

Search: WFRF:(Kamuf Matthias) > (2010)

  • Result 1-2 of 2
Sort/group result
   
EnumerationReferenceCoverFind
1.
  • Ang, Lay-Hong, et al. (author)
  • Modification of SOVA-based Algorithms for Efficient Hardware Implementation
  • 2010
  • In: IEEE 71st Vehicular Technology Conference (VTC 2010-Spring), 2010. - 1550-2252. ; , s. 1-5
  • Conference paper (peer-reviewed)abstract
    • In this paper, a modified soft-output Viterbi algorithm (SOVA) is presented to enable efficient hardware implementation. The forward-only processing of the SOVA has an inherent lower latency than forward-backward algorithms such as BCJR and its offspring, which are commonly used in iterative decoders. Thus, SOVA-based architectures require less parallelization and therefore hardware for the same data throughput. A simplification is proposed to the Battail rule ( BR) SOVA to approximate the concurrent path reliability values with the corresponding metric differences. This simplified BR-SOVA (SB-SOVA) performs close to max-log-MAP. Furthermore, a novel hybrid decoding architecture is proposed that combines the simplicity of the original Hagenauer rule and the performance-preserving properties of the SB-SOVA to trade implementation complexity for decoding performance. The hybrid approach is evaluated with practical link-level simulations of the downlink data channel in LTE Rel-8.
  •  
2.
  • Kamuf, Matthias, et al. (author)
  • Design and Measurement of a Variable-Rate Viterbi Decoder in 130-nm Digital CMOS
  • 2010
  • In: Microprocessors and Microsystems. - : Elsevier BV. - 0141-9331. ; 34:2010, s. 129-137
  • Journal article (peer-reviewed)abstract
    • This paper discusses design and measurements of a flexible Viterbi decoder fabricated in 130-nm digital CMOS. Flexibility was incorporated by providing various code rates and modulation schemes to adjust to varying channel conditions. Based on previous trade-off studies, flexible building blocks were carefully designed to cause as little area penalty as possible. The chip runs down to a minimal core supply of 0.8V. It turns out that striving for more modulation schemes is beneficial in terms of power consumption once the price is paid for accepting different code rates viz. radices in the trellis and survivor path units.
  •  
Skapa referenser, mejla, bekava och länka
  • Result 1-2 of 2
Type of publication
conference paper (1)
journal article (1)
Type of content
peer-reviewed (2)
Author/Editor
Kamuf, Matthias (2)
Rodrigues, Joachim (1)
Öwall, Viktor (1)
Anderson, John B (1)
Ang, Lay-Hong (1)
Lim, Wee-Guan (1)
University
Lund University (2)
Language
English (2)
Research subject (UKÄ/SCB)
Engineering and Technology (2)
Year
2010 (2)Undo refine

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view