Search: onr:"swepub:oai:DiVA.org:kth-13033" >
NNSE: Nostrum Netwo...
NNSE: Nostrum Network-on-Chip Simulation Environment
-
- Lu, Zhonghai (author)
- KTH,Elektroniksystem
-
- Thid, Rikard (author)
- KTH,Elektroniksystem
-
- Millberg, Mikael (author)
- KTH,Elektroniksystem
-
show more...
-
- Nilsson, Erland (author)
- KTH,Elektroniksystem
-
- Jantsch, Axel (author)
- KTH,Elektroniksystem
-
show less...
-
(creator_code:org_t)
- 2005
- 2005
- English.
-
In: Proceedings of Swedish System-on-Chip Conference, Stockholm, Sweden, April 2005..
- Related links:
-
http://www.edacentru...
-
show more...
-
https://urn.kb.se/re...
-
show less...
Abstract
Subject headings
Close
- A main challenge for Network-on-Chip (NoC) design isto select a network architecture that suits a particular application.NNSE enables to analyze the performance impactof NoC configuration parameters. It allows one to(1) configure a network with respect to topology, flow controland routing algorithm etc.; (2) configure various regularand application specific traffic patterns; (3) evaluatethe network with the traffic patterns in terms of latency and throughput.
Subject headings
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Annan elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Other Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Keyword
- Electronics
- Elektronik
Publication and Content Type
- vet (subject category)
- kon (subject category)
To the university's database