onr:"swepub:oai:DiVA.org:kth-219648"
Search: onr:"swepub:oai:DiVA.org:kth-219648" > Fairness-oriented a...
- 1 of 1
- Previous record
- Next record
- To hitlist
- Wang, Z. (author)
Fairness-oriented and location-aware NUCA for many-core SoC
- Article/chapterEnglish2017
Publisher, publication year, extent ...
- 2017-10-19
- New York, NY, USA :Association for Computing Machinery (ACM),2017
- printrdacarrier
Numbers
- LIBRIS-ID:oai:DiVA.org:kth-219648
- https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-219648URI
- https://doi.org/10.1145/3130218.3130225DOI
Supplementary language notes
- Language:English
- Summary in:English
Part of subdatabase
- SwePubSwePub
Classification
Notes
- QC 20171212
- Non-uniform cache architecture (NUCA) is often employed to organize the last level cache (LLC) by Networks-on-Chip (NoC). However, along with the scaling up for network size of Systems-on-Chip (SoC), two trends gradually begin to emerge. First, the network latency is becoming the major source of the cache access latency. Second, the communication distance and latency gap between different cores is increasing. Such gap can seriously cause the network latency imbalance problem, aggravate the degree of non-uniform for cache access latencies, and then worsen the system performance. In this paper, we propose a novel NUCA-based scheme, named fairness-oriented and location-aware NUCA (FL-NUCA), to alleviate the network latency imbalance problem and achieve more uniform cache access. We strive to equalize network latencies which are measured by three metrics: average latency (AL), latency standard deviation (LSD), and maximum latency (ML). In FL-NUCA, the memory-to-LLC mapping and links are both non-uniform distributed to better fit the network topology and traffics, thereby equalizing network latencies from two aspects, i.e., non-contention latencies and contention latencies, respectively. The experimental results show that FL-NUCA can effectively improve the fairness of network latencies. Compared with the traditional static NUCA (SNUCA), in simulation with synthetic traffics, the average improvements for AL, LSD, and ML are 20.9%, 36.3%, and 35.0%, respectively. In simulation with PARSEC benchmarks, the average improvements for AL, LSD, and ML are 6.3%, 3.6%, and 11.2%, respectively.
Subject headings and genre
- TEKNIK OCH TEKNOLOGIER Elektroteknik och elektronik Kommunikationssystem hsv//swe
- ENGINEERING AND TECHNOLOGY Electrical Engineering, Electronic Engineering, Information Engineering Communication Systems hsv//eng
- Memory mapping
- Networks-on-chip
- Non-uniform cache architecture
Added entries (persons, corporate bodies, meetings, titles ...)
- Chen, XiaowenKTH,Elektronik,National University of Defense Technology, China(Swepub:kth)u1a3w6t8 (author)
- Li, C. (author)
- Guo, Y. (author)
- KTHElektronik (creator_code:org_t)
Related titles
- In:2017 11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017New York, NY, USA : Association for Computing Machinery (ACM)9781450349840
Internet link
Find in a library
- 2017 11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017 (Search for host publication in LIBRIS)
To the university's database
- 1 of 1
- Previous record
- Next record
- To hitlist
Find more in SwePub
- By the author/editor
- Wang, Z.
- Chen, Xiaowen
- Li, C.
- Guo, Y.
- About the subject
-
- ENGINEERING AND TECHNOLOGY
- ENGINEERING AND ...
- and Electrical Engin ...
- and Communication Sy ...
- Articles in the publication
- 2017 11th IEEE/A ...
- By the university
- Royal Institute of Technology
Search outside SwePub
- Extend your search to:
- Google Book Search
- Google Scholar
Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.
- Copyright © LIBRIS - National Library Systems
- LIBRIS.kb.se
