Search: onr:"swepub:oai:DiVA.org:kth-31642" >
A Worst Case Perfor...
A Worst Case Performance Model for TDM Virtual Circuit in NoCs
-
- Chen, Zhipeng (author)
- KTH,Elektronik- och datorsystem, ECS
-
- Jantsch, Axel (author)
- KTH,Elektronik- och datorsystem, ECS
-
(creator_code:org_t)
- Berlin : Springer Berlin/Heidelberg, 2010
- 2010
- English.
-
In: NETWORK AND PARALLEL COMPUTING. - Berlin : Springer Berlin/Heidelberg. - 9783642156717 ; , s. 452-461
- Related links:
-
https://link.springe...
-
show more...
-
https://urn.kb.se/re...
-
https://doi.org/10.1...
-
show less...
Abstract
Subject headings
Close
- In Network-on-Chip (NoC), Time-Division-Mutiplexing (TDM) Virtual Circuit (VC) is well recognized as being capable to provide guaranteed services in both latency and bandwidth. We propose a method of modeling TDM based VC by using Network Calculus. We derive a tight upper bound of end-to-end delay and buffer requirement for individual VC. The performance analysis using Latency-Rate server is also presented in comparsion with our Performance model for TDM Virtual Circuit in NoCs (Pemvin). We conducted experiments on comparing Pemvin to the Latency-Rate server model. Our experiment results show the improvement of Pemvin on tightening the upper bound of end-to-end delay and buffer requirement.
Subject headings
- NATURVETENSKAP -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
- NATURAL SCIENCES -- Computer and Information Sciences -- Computer Sciences (hsv//eng)
Keyword
- Computer science
- Datavetenskap
Publication and Content Type
- ref (subject category)
- kon (subject category)
Find in a library
To the university's database