Search: onr:"swepub:oai:DiVA.org:kth-73464" >
A Low-Latency and M...
A Low-Latency and Memory-Efficient On-chip Network
-
- Daneshtalab, M. (author)
- University of Turku, Finland
-
- Ebrahimi, M. (author)
- University of Turku, Finland
-
- Liljeberg, P. (author)
- University of Turku, Finland
-
show more...
-
- Plosila, J. (author)
- University of Turku, Finland
-
- Tenhunen, Hannu (author)
- University of Turku, Finland
-
show less...
-
(creator_code:org_t)
- 2010
- 2010
- English.
-
In: NOCS 2010. ; , s. 99-106
- Related links:
-
https://urn.kb.se/re...
-
show more...
-
https://doi.org/10.1...
-
show less...
Abstract
Subject headings
Close
- Using multiple SDRAMs in MPSoCs and NoCs to increase memory parallelism is very common nowadays. In-order delivery, resource utilization, and latency are the most critical issues in such architectures. In this paper, we present a novel network interface architecture to cope with these issues efficiently. The proposed network interface exploits a resourceful reordering mechanism to handle the in-order delivery and to increase the resource utilization. A brilliant memory controller is efficiently integrated into this network interface to improve the memory utilization and reduce both memory and network latencies. In addition, to bring compatibility with existing IP cores the proposed network interface utilizes AXI transaction based protocol. Experimental results with synthetic test cases demonstrate that the proposed architecture gives significant improvements in average network latency (12%), average memory access latency (19%), and average memory utilization (22%).
Publication and Content Type
- ref (subject category)
- kon (subject category)
To the university's database