SwePub
Sök i LIBRIS databas

  Extended search

onr:"swepub:oai:research.chalmers.se:db157b57-bc50-4246-9d60-e5c0c9c49af3"
 

Search: onr:"swepub:oai:research.chalmers.se:db157b57-bc50-4246-9d60-e5c0c9c49af3" > Machine Learning-Ba...

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Machine Learning-Based Classification of Hardware Trojans in FPGAs Implementing RISC-V Cores

Ribes, Stefano, 1992 (author)
Chalmers tekniska högskola,Chalmers University of Technology
Malatesta, Fabio (author)
Università degli Studi di Siena,University of Siena
Garzo, Grazia (author)
Università degli Studi di Siena,University of Siena
show more...
Palumbo, Alessandro (author)
show less...
 (creator_code:org_t)
2024
2024
English.
In: International Conference on Information Systems Security and Privacy. - 2184-4356. ; 1, s. 717-724
  • Conference paper (peer-reviewed)
Abstract Subject headings
Close  
  • Hardware Trojans (HTs) pose a severe threat to integrated circuits, potentially compromising electronic devices, exposing sensitive data, or inducing malfunction. Detecting such malicious modifications is particularly challenging in complex systems and commercial CPUs, where they can occur at various design stages, from initial HDL coding to the final hardware implementation. This paper introduces a machine learningbased strategy for the detection and classification of HTs within RISC-V soft cores implemented in FieldProgrammable Gate Arrays (FPGAs). Our approach comprises a systematic methodology for comprehensive data collection and estimation from FPGA bitstreams, enabling us to extract insights ranging from hardware performance counters to intricate metrics like design clock frequency and power consumption. Our ML models achieve perfect accuracy scores when analyzing features related to both synthesis, implementation results, and performance counters. We also address the challenge of identifying HTs solely through performance counters, highlighting the limitations of this approach. Additionally, our work emphasizes the significance of Implementation Features (IFs), particularly circuit timing, in achieving high accuracy in HT detection.

Subject headings

NATURVETENSKAP  -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Sciences (hsv//eng)
TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)
TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik -- Annan elektroteknik och elektronik (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering -- Other Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)

Keyword

Feature Importance
RISC-V
Machine Learning
Hardware Security
Hardware Trojans
FPGA

Publication and Content Type

kon (subject category)
ref (subject category)

Find in a library

To the university's database

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Search outside SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view