SwePub
Sök i LIBRIS databas

  Extended search

onr:"swepub:oai:research.chalmers.se:db157b57-bc50-4246-9d60-e5c0c9c49af3"
 

Search: onr:"swepub:oai:research.chalmers.se:db157b57-bc50-4246-9d60-e5c0c9c49af3" > Machine Learning-Ba...

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist
  • Ribes, Stefano,1992Chalmers tekniska högskola,Chalmers University of Technology (author)

Machine Learning-Based Classification of Hardware Trojans in FPGAs Implementing RISC-V Cores

  • Article/chapterEnglish2024

Publisher, publication year, extent ...

  • 2024
  • electronicrdacarrier

Numbers

  • LIBRIS-ID:oai:research.chalmers.se:db157b57-bc50-4246-9d60-e5c0c9c49af3
  • https://doi.org/10.5220/0012324200003648DOI
  • https://research.chalmers.se/publication/540930URI

Supplementary language notes

  • Language:English
  • Summary in:English

Part of subdatabase

Classification

  • Subject category:kon swepub-publicationtype
  • Subject category:ref swepub-contenttype

Notes

  • Hardware Trojans (HTs) pose a severe threat to integrated circuits, potentially compromising electronic devices, exposing sensitive data, or inducing malfunction. Detecting such malicious modifications is particularly challenging in complex systems and commercial CPUs, where they can occur at various design stages, from initial HDL coding to the final hardware implementation. This paper introduces a machine learningbased strategy for the detection and classification of HTs within RISC-V soft cores implemented in FieldProgrammable Gate Arrays (FPGAs). Our approach comprises a systematic methodology for comprehensive data collection and estimation from FPGA bitstreams, enabling us to extract insights ranging from hardware performance counters to intricate metrics like design clock frequency and power consumption. Our ML models achieve perfect accuracy scores when analyzing features related to both synthesis, implementation results, and performance counters. We also address the challenge of identifying HTs solely through performance counters, highlighting the limitations of this approach. Additionally, our work emphasizes the significance of Implementation Features (IFs), particularly circuit timing, in achieving high accuracy in HT detection.

Subject headings and genre

Added entries (persons, corporate bodies, meetings, titles ...)

  • Malatesta, FabioUniversità degli Studi di Siena,University of Siena (author)
  • Garzo, GraziaUniversità degli Studi di Siena,University of Siena (author)
  • Palumbo, Alessandro (author)
  • Chalmers tekniska högskolaUniversità degli Studi di Siena (creator_code:org_t)

Related titles

  • In:International Conference on Information Systems Security and Privacy1, s. 717-7242184-4356

Internet link

Find in a library

To the university's database

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Search outside SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view