Search: onr:"swepub:oai:research.chalmers.se:f5d1cb17-6f91-44d3-8b36-ff9de1e17215" >
Designing a Practic...
Designing a Practical Data Filter Cache to Improve Both Energy Efficiency and Performance
-
- Bardizbanyan, Alen, 1986 (author)
- Chalmers tekniska högskola,Chalmers University of Technology
-
- Själander, Magnus, 1977 (author)
- Florida State University
-
- Whalley, David (author)
- Florida State University
-
show more...
-
- Larsson-Edefors, Per, 1967 (author)
- Chalmers tekniska högskola,Chalmers University of Technology
-
show less...
-
(creator_code:org_t)
- 2013
- 2013
- English.
-
In: Transactions on Architecture and Code Optimization. - 1544-3973 .- 1544-3566. ; 10:4, s. 25 pages-
- Related links:
-
http://publications.... (primary) (free)
-
show more...
-
http://dl.acm.org/ft...
-
https://doi.org/10.1...
-
https://research.cha...
-
show less...
Abstract
Subject headings
Close
- Conventional Data Filter Cache (DFC) designs improve processor energy efficiency, but degrade performance. Furthermore, the single-cycle line transfer suggested in prior studies adversely affects Level-1 Data Cache (L1 DC) area and energy efficiency. We propose a practical DFC that is accessed early in the pipeline and transfers a line over multiple cycles. Our DFC design improves performance and eliminates a substantial fraction of L1 DC accesses for loads, L1 DC tag checks on stores, and data translation lookaside buffer accesses for both loads and stores. Our evaluation shows that the proposed DFC can reduce the data access energy by 42.5% and improve execution time by 4.2%.
Subject headings
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)
Publication and Content Type
- art (subject category)
- ref (subject category)
Find in a library
To the university's database