SwePub
Sök i LIBRIS databas

  Utökad sökning

onr:"swepub:oai:DiVA.org:kth-17335"
 

Sökning: onr:"swepub:oai:DiVA.org:kth-17335" > Synchronization coh...

Synchronization coherence : A transparent hardware mechanism for cache coherence and fine-grained synchronization

Guo, Yao (författare)
School of Electronics Engineering and Computer Science, Peking University, Beijing 100871, China
Vlassov, Vladimir, 1957- (författare)
KTH,Elektronik- och datorsystem, ECS
Ashok, Raksit (författare)
Google Inc., 1600 Amphitheatre Parkway, Mountain View, CA 94043, USA
visa fler...
Weiss, Richard (författare)
The Evergreen State College, Olympia, WA 98505, USA
Andras Moritz, Csaba (författare)
Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA
visa färre...
 (creator_code:org_t)
Elsevier BV, 2008
2008
Engelska.
Ingår i: Journal of Parallel and Distributed Computing. - : Elsevier BV. - 0743-7315 .- 1096-0848. ; 68:2, s. 165-181
  • Tidskriftsartikel (refereegranskat)
Abstract Ämnesord
Stäng  
  • The quest to improve performance forces designers to explore finer-grained multiprocessor machines. Ever increasing chip densities based on CMOS improvements fuel research in highly parallel chip multiprocessors with 100s of processing elements. With such increasing levels of parallelism, synchronization is set to become a major performance bottleneck and efficient support for synchronization an important design criterion. Previous research has shown that integrating support for fine-grained synchronization can have significant performance benefits compared to traditional coarse-grained synchronization. Not much progress has been made in supporting fine-grained synchronization transparently to processor nodes: a key reason perhaps why wide adoption has not followed. In this paper, we propose a novel approach called synchronization coherence that can provide transparent fine-grained synchronization and caching in a multiprocessor machine and single-chip multiprocessor. Our approach merges fine-grained synchronization mechanisms with traditional cache coherence protocols. It reduces network utilization as well as synchronization related processing overheads while adding minimal hardware complexity as compared to cache coherence mechanisms or previously reported fine-grained synchronization techniques. In addition to its benefit of making synchronization transparent to processor nodes, for the applications studied, it provides up to 23% improvement in performance and up to 24% improvement in energy efficiency with no L2 caches compared to previous fine-grained synchronization techniques. The performance improvement increases up to 38% when simulating with an ideal L2 cache system.

Ämnesord

NATURVETENSKAP  -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Sciences (hsv//eng)
NATURVETENSKAP  -- Data- och informationsvetenskap -- Datorteknik (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Engineering (hsv//eng)

Nyckelord

cache coherence
fine-grained synchronization
energy efficiency
programs

Publikations- och innehållstyp

ref (ämneskategori)
art (ämneskategori)

Hitta via bibliotek

Till lärosätets databas

Sök utanför SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy