Sökning: onr:"swepub:oai:DiVA.org:kth-157968" >
Performance and net...
Performance and network power evaluation of tightly mixed SRAM NUCA for 3D Multi-core Network on Chips
-
- Zhang, Yuang (författare)
- KTH,Elektronik- och datorsystem, ECS,Nanjing University, China
-
Li, L. (författare)
-
- Lu, Zhonghai (författare)
- KTH,Elektronik- och datorsystem, ECS
-
visa fler...
-
- Jantsch, Axel (författare)
- KTH,Elektronik- och datorsystem, ECS
-
Fu, Y. (författare)
-
Gao, M. (författare)
-
visa färre...
-
(creator_code:org_t)
- IEEE, 2014
- 2014
- Engelska.
-
Ingår i: 2014 IEEE International Symposium on Circuits and Systems (ISCAS). - : IEEE. - 9781479934324 ; , s. 1961-1964
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Last level cache (LLC) is crucial for the performance of chip multiprocessors (CMPs), while power is a significant design concern for 3D CMPs. In this paper, we focus on the SRAM-based Non-Uniform Cache Architecture (NUCA) for 3D Multi-core Network-on-Chip (McNoC) systems. A tightly mixed SRAM NUCA for 3D mesh NoC is presented and analyzed. We evaluate the performance and network power with benchmarks based on a full system simulation framework. Experiment results on 16-core 3D NoC systems show that the tightly mixed NUCA could provide up to 31.71% and on average 5.95% performance improvement compared to a base 3D NUCA scheme. The tightly mixed 3D NUCA NoC can reduce network power consumption in 1.07%-15.74% and 9.64% on average compared to a baseline 3D NoCs. Our analysis and experimental results provide a guideline to design efficient 3D NoCs with stacking NUCA.
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Nyckelord
- 3D Chip
- Multi-core
- NoC
- NUCA
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)
Hitta via bibliotek
Till lärosätets databas