Sökning: onr:"swepub:oai:DiVA.org:kth-165847" >
A Predictable and C...
A Predictable and Command- Level Priority-Based DRAM Controller for Mixed-Criticality Systems
-
- Kim, Hokeun (författare)
- University of California, Berkeley
-
- Broman, David, 1977- (författare)
- KTH,Programvaruteknik och Datorsystem, SCS,University of California, Berkeley,Time-Aware Systems Lab
-
- Lee, Edward A, (författare)
- University of California, Berkeley
-
visa fler...
-
- Zimmer, Michael (författare)
- University of California, Berkeley
-
- Shrivastava, Aviral (författare)
- Arizona State University
-
- Oh, Junkwang (författare)
- University of California, Berkeley
-
visa färre...
-
(creator_code:org_t)
- IEEE Press, 2015
- 2015
- Engelska.
-
Ingår i: Proceedings of the 21th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). - : IEEE Press. - 9781479986033 ; , s. 317-326
- Relaterad länk:
-
https://kth.diva-por... (primary) (Raw object)
-
visa fler...
-
https://urn.kb.se/re...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- Mixed-criticality systems have tasks with different criticality levels running on the same hardware platform. Today's DRAM controllers cannot adequately satisfy the often conflicting requirements of tightly bounded worst-case latency for critical tasks and high performance for non-critical real-time tasks. We propose a DRAM memory controller that meets these requirements by using bank-aware address mapping and DRAM command-level priority-based scheduling with preemption. Many standard DRAM controllers can be extended with our approach, incurring no performance penalty when critical tasks are not generating DRAM requests. Our approach is evaluated by replaying memory traces obtained from executing benchmarks on an ARM ISA-based processor with caches, which is simulated on the gem5 architecture simulator. We compare our approach against previous TDM-based approaches, showing that our proposed memory controller achieves dramatically higher performance for non-critical tasks, without any significant impact on the worstcase latency of critical tasks.
Ämnesord
- NATURVETENSKAP -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
- NATURAL SCIENCES -- Computer and Information Sciences -- Computer Sciences (hsv//eng)
Nyckelord
- Computer Science
- Datalogi
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)
Hitta via bibliotek
Till lärosätets databas