Sökning: onr:"swepub:oai:DiVA.org:kth-17335" >
Synchronization coh...
-
Guo, YaoSchool of Electronics Engineering and Computer Science, Peking University, Beijing 100871, China
(författare)
Synchronization coherence : A transparent hardware mechanism for cache coherence and fine-grained synchronization
- Artikel/kapitelEngelska2008
Förlag, utgivningsår, omfång ...
-
Elsevier BV,2008
-
printrdacarrier
Nummerbeteckningar
-
LIBRIS-ID:oai:DiVA.org:kth-17335
-
https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-17335URI
-
https://doi.org/10.1016/j.jpdc.2007.08.003DOI
Kompletterande språkuppgifter
-
Språk:engelska
-
Sammanfattning på:engelska
Ingår i deldatabas
Klassifikation
-
Ämneskategori:ref swepub-contenttype
-
Ämneskategori:art swepub-publicationtype
Anmärkningar
-
QC 20100525 QC 20111227
-
The quest to improve performance forces designers to explore finer-grained multiprocessor machines. Ever increasing chip densities based on CMOS improvements fuel research in highly parallel chip multiprocessors with 100s of processing elements. With such increasing levels of parallelism, synchronization is set to become a major performance bottleneck and efficient support for synchronization an important design criterion. Previous research has shown that integrating support for fine-grained synchronization can have significant performance benefits compared to traditional coarse-grained synchronization. Not much progress has been made in supporting fine-grained synchronization transparently to processor nodes: a key reason perhaps why wide adoption has not followed. In this paper, we propose a novel approach called synchronization coherence that can provide transparent fine-grained synchronization and caching in a multiprocessor machine and single-chip multiprocessor. Our approach merges fine-grained synchronization mechanisms with traditional cache coherence protocols. It reduces network utilization as well as synchronization related processing overheads while adding minimal hardware complexity as compared to cache coherence mechanisms or previously reported fine-grained synchronization techniques. In addition to its benefit of making synchronization transparent to processor nodes, for the applications studied, it provides up to 23% improvement in performance and up to 24% improvement in energy efficiency with no L2 caches compared to previous fine-grained synchronization techniques. The performance improvement increases up to 38% when simulating with an ideal L2 cache system.
Ämnesord och genrebeteckningar
Biuppslag (personer, institutioner, konferenser, titlar ...)
-
Vlassov, Vladimir,1957-KTH,Elektronik- och datorsystem, ECS(Swepub:kth)u19yb2c8
(författare)
-
Ashok, RaksitGoogle Inc., 1600 Amphitheatre Parkway, Mountain View, CA 94043, USA
(författare)
-
Weiss, RichardThe Evergreen State College, Olympia, WA 98505, USA
(författare)
-
Andras Moritz, CsabaDepartment of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003, USA
(författare)
-
School of Electronics Engineering and Computer Science, Peking University, Beijing 100871, ChinaElektronik- och datorsystem, ECS
(creator_code:org_t)
Sammanhörande titlar
-
Ingår i:Journal of Parallel and Distributed Computing: Elsevier BV68:2, s. 165-1810743-73151096-0848
Internetlänk
Hitta via bibliotek
Till lärosätets databas