Current leakage reduction for loaded bit-lines in on-chip memory structures

• Embodiments of the present invention relate to memory circuits with heavily loaded bit-lines, and where either the effect of leakage current in the read access or pass transistors is reduced, or leakage current is reduced.

Keyword

TECHNOLOGY

TEKNIKVETENSKAP

Publication and Content Type

pop (subject category)

pat (subject category)