Sökning: id:"swepub:oai:DiVA.org:hh-5987" >
Manycore performanc...
-
Bengtsson, JerkerHögskolan i Halmstad,Centrum för forskning om inbyggda system (CERES)
(författare)
Manycore performance analysis using timed configuration graphs
- Artikel/kapitelEngelska2009
Förlag, utgivningsår, omfång ...
-
Piscataway, N.J.IEEE Press,2009
-
electronicrdacarrier
Nummerbeteckningar
-
LIBRIS-ID:oai:DiVA.org:hh-5987
-
https://urn.kb.se/resolve?urn=urn:nbn:se:hh:diva-5987URI
-
https://doi.org/10.1109/ICSAMOS.2009.5289221DOI
Kompletterande språkuppgifter
-
Språk:engelska
-
Sammanfattning på:engelska
Ingår i deldatabas
Klassifikation
-
Ämneskategori:ref swepub-contenttype
-
Ämneskategori:kon swepub-publicationtype
Anmärkningar
-
©2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
-
The programming complexity of increasingly parallel processors calls for new tools to assist programmers in utilising the parallel hardware resources. In this paper we present a set of models that we have developed to form part of a tool which is intended for iteratively tuning the mapping of dataflow graphs onto manycores. One of the models is used for capturing the essentials of manycores that are identified as suitable for signal processing and which we use as target architectures. Another model is the intermediate representation in the form of a timed configuration graph, describing the mapping of a dataflow graph onto a machine model. Moreover, this IR can be used for performance evaluation using abstract interpretation. We demonstrate how the models can be configured and applied in order to map applications on the Raw processor. Furthermore, we report promising results on the accuracy of performance predictions produced by our tool. It is also demonstrated that the tool can be used to rank different mappings with respect to optimisation on throughput and end-to-end latency.
Ämnesord och genrebeteckningar
Biuppslag (personer, institutioner, konferenser, titlar ...)
-
Svensson, BertilHögskolan i Halmstad,Centrum för forskning om inbyggda system (CERES)(Swepub:hh)bertil
(författare)
-
Högskolan i HalmstadCentrum för forskning om inbyggda system (CERES)
(creator_code:org_t)
Sammanhörande titlar
-
Ingår i:International Symposium on Systems, Architectures, Modeling, and Simulation, 2009. SAMOS '09Piscataway, N.J. : IEEE Press, s. 108-1179781424445028
Internetlänk
Hitta via bibliotek
Till lärosätets databas