On Continuous-Time Incremental Sigma Delta ADCs With Extended Range

QC 20130125
In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative.

TEKNIK OCH TEKNOLOGIER Elektroteknik och elektronik hsv//swe
ENGINEERING AND TECHNOLOGY Electrical Engineering, Electronic Engineering, Information Engineering hsv//eng
analog-to-digital conversion
Continuous-time
incremental sigma-delta
extended range
SRA - ICT
SRA - Informations- och kommunikationsteknik

Rodriguez, SaulKTH,Integrerade komponenter och kretsar(Swepub:kth)u1vuponf (författare)
Rusu, AnaKTH,Integrerade komponenter och kretsar(Swepub:kth)u1ymok24 (författare)
KTHIntegrerade komponenter och kretsar (creator_code:org_t)

Ingår i:IEEE Transactions on Instrumentation and Measurement62:1, s. 60-700018-94561557-9662

Om ämnet

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.