Round-trip latency prediction for memory access fairness in mesh-based many-core architectures

QC 20150220
In mesh-based many-core architectures, processor cores and memories reside in different locations (center, corner, edge, etc.), therefore memory accesses behave differently due to their different communication distances. The latency difference leads to unfair memory access and some memory accesses with very high latencies, degrading the system performance. However, improving one memory access's latency can worsen the latency of another since memory accesses contend in the network. Therefore, the goal should focus on memory access fairness through balancing the latencies of memory accesses while ensuring a low average latency. In the paper, we address the goal by proposing to predict the round-trip latencies of memory access related packets and use the predicted round-trip latencies to prioritize the packets. The router supporting fair memory access is designed and its hardware cost is given. Experiments are carried out with a variety of network sizes and packet injection rates and prove that our approach outperforms the classic round-robin arbitration in terms of average latency and LSD1. In the experiments, the maximum improvement of the average latency and the LSD are 16% and 48% respectively.

Chen, XiaowenKTH,Elektroniksystem,College of Computer, National University of Defense Technology, China(Swepub:kth)u1a3w6t8 (författare)
Zhao, Xiaohui (författare)
Yang, Yong (författare)
Liu, Hengzhu (författare)
KTHElektroniksystem (creator_code:org_t)

Ingår i:IEICE Electronics Express: Institute of Electronics, Information and Communications Engineers (IEICE)11:24, s. 20141027-1349-2543

Av författaren/redakt...: Li, Yang; Chen, Xiaowen; Zhao, Xiaohui; Yang, Yong; Liu, Hengzhu

Om ämnet

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.