SwePub
Sök i LIBRIS databas

  Utökad sökning

WFRF:(Masoud A)
 

Sökning: WFRF:(Masoud A) > (2010-2014) > HiWA :

HiWA : A hierarchical Wireless Network-on-Chip architecture

Rezaei, A. (författare)
Safaei, F. (författare)
Daneshtalab, Masoud (författare)
KTH,Elektronik och Inbyggda System,University of Turku (UTU), Finland
visa fler...
Tenhunen, Hannu (författare)
KTH,Elektroniksystem
visa färre...
 (creator_code:org_t)
2014
2014
Engelska.
Ingår i: Proceedings of the 2014 International Conference on High Performance Computing and Simulation, HPCS 2014. - 9781479953127 ; , s. 499-505
  • Konferensbidrag (refereegranskat)
Abstract Ämnesord
Stäng  
  • Due to high latency and high power consumption in long hops between operational cores of NoCs, the performance of such architectures has been limited. In order to fill the gap between computing requirements and efficient communications, a new technology called Wireless Network-on-Chip (WNoC) has been emerged. Employing wireless communication links between cores, the new technology has reasonably increased the performance of NoC. However, wireless transceivers along with associated antenna impose considerable area and power overheads in WNoCs. Thus, in this paper, we introduce a hierarchical WNoC called Hierarchical Wireless-based Architecture (HiWA) to use the wireless resources optimally. In the proposed approach the network is divided into subnets where intra-subnet nodes communicate through wire links while inter-subnet communications are almost handled by single-hop wireless links. On top of that, we have also defined performance evaluation parameters. Simulation results show that the proposed architecture reduces average packet latency 16% and power consumption 14% in comparison with its conventional counterparts.

Ämnesord

TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)

Nyckelord

Architecture
Latency
Network-on-Chip
Power Consumption
System-on-Chip
Wireless Network-on-Chip
Application specific integrated circuits
Computer architecture
Distributed computer systems
Electric power utilization
Microprocessor chips
Network architecture
Servers
VLSI circuits
Wireless interconnects
Wireless networks
Wireless telecommunication systems
Average packet latencies
Efficient communications
Evaluation parameters
High power consumption
Proposed architectures
Wireless communication links
Wireless transceiver

Publikations- och innehållstyp

ref (ämneskategori)
kon (ämneskategori)

Hitta via bibliotek

Till lärosätets databas

Hitta mer i SwePub

Av författaren/redakt...
Rezaei, A.
Safaei, F.
Daneshtalab, Mas ...
Tenhunen, Hannu
Om ämnet
TEKNIK OCH TEKNOLOGIER
TEKNIK OCH TEKNO ...
och Elektroteknik oc ...
och Datorsystem
Artiklar i publikationen
Proceedings of t ...
Av lärosätet
Kungliga Tekniska Högskolan

Sök utanför SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy