SwePub
Sök i LIBRIS databas

  Utökad sökning

WFRF:(Nee Hans Peter 1963 )
 

Sökning: WFRF:(Nee Hans Peter 1963 ) > Characterization of...

Characterization of Gate-Oxide Degradation Location for SiC MOSFETs Based on the Split C-V Method Under Bias Temperature Instability Conditions

Cai, Yumeng (författare)
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China.
Chen, Cong (författare)
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China.
Zhao, Zhibin (författare)
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China.
visa fler...
Sun, Peng (författare)
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China.
Li, Xuebao (författare)
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China.
Zhang, Manhong (författare)
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China.
Wang, Hui (författare)
Univ Arkansas, Dept Elect Engn, Fayetteville, AR 72701 USA.
Chen, Zhong (författare)
Univ Arkansas, Dept Elect Engn, Fayetteville, AR 72701 USA.
Nee, Hans-Peter, 1963- (författare)
KTH,Skolan för elektroteknik och datavetenskap (EECS)
visa färre...
North China Elect Power Univ, Sch Elect & Elect Engn, Beijing 102206, Peoples R China Univ Arkansas, Dept Elect Engn, Fayetteville, AR 72701 USA. (creator_code:org_t)
Institute of Electrical and Electronics Engineers (IEEE), 2023
2023
Engelska.
Ingår i: IEEE transactions on power electronics. - : Institute of Electrical and Electronics Engineers (IEEE). - 0885-8993 .- 1941-0107. ; 38:5, s. 6081-6093
  • Tidskriftsartikel (refereegranskat)
Abstract Ämnesord
Stäng  
  • Gate-oxide degradation has been one of the major reliability challenges of SiC mosfets. Comprehensive and accurate localization of gate-oxide degradation under bias temperature instability (BTI) conditions is important to improve the device reliability. The split C-V [gate-source capacitance C-GS (v(G)) and gate-drain capacitance C-GD (v(G))] method is proposed in this article to locate gate-oxide degradation. Moreover, a BTI automated characterization system integrated I-V and split C-V test is presented. The effect of gate-oxide degradation on threshold voltage and split C-V under dc and ac BTI conditions is investigated and the degradation location is analyzed. Furthermore, the degradation simulation is conducted with technology computer aided design (TCAD) to reveal the mechanism. The results show that the different parts of split C-V can characterize degradation location, the type, and energy level of traps. The acceptor traps near valence band and donor traps near conduction band cause gate-oxide degradation above the channel and junction field effect transistor (JFET) region in positive bias temperature instability (PBTI) and Negative Bias Temperature Instability (NBTI), respectively. In ac BTI, the gate-oxide degradation at the channel region is independent of v(G) polarity, while the opposite is true above JFET region. These findings help to improve the long-term operation reliability of gate oxide from the perspective of chip design and application.

Ämnesord

TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)

Nyckelord

Gate-oxide degradation
location
silicon carbide (SiC) MOSFETs
split C-V method
traps
Logic gates
Degradation
Capacitance-voltage characteristics
Reliability
Capacitance

Publikations- och innehållstyp

ref (ämneskategori)
art (ämneskategori)

Hitta via bibliotek

Till lärosätets databas

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy