Search: (db:Swepub) pers:(Jantsch Axel) pers:(Lu Zhonghai) hsvcat:2
> (2010-2014) >
Mapping Optimisatio...
Mapping Optimisation for Scalable multi-core ARchiTecture : The MOSART approach
-
Candaele, Bernard (author)
-
Aguirre, Sylvain (author)
-
Sarlotte, Michel (author)
-
show more...
-
Anagnostopoulos, Iraklis (author)
-
Xydis, Sotirios (author)
-
Bartzas, Alexandros (author)
-
Bekiaris, Dimitris (author)
-
Soudris, Dimitrios (author)
-
- Lu, Zhonghai (author)
- KTH,Elektroniksystem
-
- Chen, Xiaowen (author)
- KTH,Elektronik- och datorsystem, ECS
-
- Chabloz, Jean-Michel (author)
- KTH,Elektronik- och datorsystem, ECS
-
- Hemani, Ahmed (author)
- KTH,Elektronik- och datorsystem, ECS
-
- Jantsch, Axel (author)
- KTH,Elektronik- och datorsystem, ECS
-
Vanmeerbeeck, Geert (author)
-
Kreku, Jari (author)
-
Tiensyrja, Kari (author)
-
Ieromnimon, Fragkiskos (author)
-
Kritharidis, Dimitrios (author)
-
Wiefrink, Andreas (author)
-
Vanthournout, Bart (author)
-
Martin, Philippe (author)
-
show less...
-
(creator_code:org_t)
- 2010
- 2010
- English.
-
In: Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010. - 9780769540764 ; , s. 518-523
- Related links:
-
https://urn.kb.se/re...
-
show more...
-
https://doi.org/10.1...
-
show less...
Abstract
Subject headings
Close
- The project will address two main challenges of prevailing architectures: 1) The global Interconnect and memory bottleneck due to a single, globally shared memory with high access times and power consumption; 2) The difficulties in programming heterogeneous, multi-core platforms, in particular in dynamically managing data structures in distributed memory. MOSART aims to overcome these through a multi-core architecture with distributed memory organisation, a Network-on-Chip (NoC) communication backbone and configurable processing cores that are scaled, optimised and customised together to achieve diverse energy, performance, cost and size requirements of different classes of applications. MOSART achieves this by: A) Providing platform support for management of abstract data structures Including middleware services and a run-time data manager for NoC based communication infrastructure; 2) Developing tool support for parallelizing and mapping applications on the multi-core target platform and customizing the processing cores for the application.
Subject headings
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Keyword
- Data structures
- Middleware
- VLSI circuits
Publication and Content Type
- ref (subject category)
- kon (subject category)
Find in a library
To the university's database
- By the author/editor
-
Candaele, Bernar ...
-
Aguirre, Sylvain
-
Sarlotte, Michel
-
Anagnostopoulos, ...
-
Xydis, Sotirios
-
Bartzas, Alexand ...
-
show more...
-
Bekiaris, Dimitr ...
-
Soudris, Dimitri ...
-
Lu, Zhonghai
-
Chen, Xiaowen
-
Chabloz, Jean-Mi ...
-
Hemani, Ahmed
-
Jantsch, Axel
-
Vanmeerbeeck, Ge ...
-
Kreku, Jari
-
Tiensyrja, Kari
-
Ieromnimon, Frag ...
-
Kritharidis, Dim ...
-
Wiefrink, Andrea ...
-
Vanthournout, Ba ...
-
Martin, Philippe
-
show less...
- About the subject
-
- ENGINEERING AND TECHNOLOGY
-
ENGINEERING AND ...
-
and Electrical Engin ...
- Articles in the publication
-
Proceedings - IE ...
- By the university
-
Royal Institute of Technology