(db:Swepub) pers:(Jantsch Axel) pers:(Lu Zhonghai) hsvcat:2
Search: (db:Swepub) pers:(Jantsch Axel) pers:(Lu Zhonghai) hsvcat:2 > (2010-2014) > Area and Performanc...
- 5 of 55
- Previous record
- Next record
- To hitlist
- Chen, XiaowenKTH,Elektroniksystem (author)
Area and Performance Optimization of Barrier Synchronization on Multi-core Network-on-Chips
- Article/chapterEnglish2010
Publisher, publication year, extent ...
- 2010
- printrdacarrier
Numbers
- LIBRIS-ID:oai:DiVA.org:kth-63630
- https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-63630URI
Supplementary language notes
- Language:English
- Summary in:English
Part of subdatabase
- SwePubSwePub
Classification
Notes
- Key: Nostrum. QC 20120425
- Barrier synchronization is commonly and widelyused to synchronize the execution of parallel processor coreson multi-core Network-on-Chips (NoCs). Since its globalnature may cause heavy serialization resulting in largeperformance penalty, barrier synchronization should becarefully designed to have low latency communication and tominimize overall completion time. Therefore, in the paper, wepropose a fast barrier synchronization mechanism, targetingMulti-core NoCs. The fast barrier synchronization mechanismincludes a dedicated hardware module, named Fast BarrierSynchronizer (FBS), integrated with each processor node. Itoffers a set of barrier counters and can concurrently processsynchronization requests issued by the local node and remotenodes via the on-chip network. The salient feature of our fastbarrier synchronization mechanism is that, once the barriercondition is reached, the “barrier release” acknowledgement isrouted to all processor nodes in a broadcast way in order tosave chip area by avoiding storing source node informationand to minimize completion time by avoiding serialization ofbarrier releasing. Synthesis results suggest that the FBS canrun over 1 GHz in SMIC® 130nm technology with small areaoverhead. We implemented a FBS-enhanced multi-core NoCarchitecture on our FPGA platform using the Xilinx® Virtex 5as the FPGA chip. FPGA utilization and simulation resultsshow that our fast barrier synchronization demonstrates botharea and performance advantages over the barriersynchronization counterpart with unicast barrier releasing.
Subject headings and genre
- TEKNIK OCH TEKNOLOGIER Elektroteknik och elektronik hsv//swe
- ENGINEERING AND TECHNOLOGY Electrical Engineering, Electronic Engineering, Information Engineering hsv//eng
- Barrier Synchronization; Multi-core; Network-on- Chips (NoCs)
Added entries (persons, corporate bodies, meetings, titles ...)
- Chen, Shuming (author)
- Lu, ZhonghaiKTH,Elektroniksystem(Swepub:kth)u1wqy6h0 (author)
- Jantsch, AxelKTH,Elektroniksystem(Swepub:kth)u18wycaf (author)
- KTHElektroniksystem (creator_code:org_t)
Related titles
- In:3rd IEEE International Conference on Computer and Electrical Engineering (ICCEE)
Internet link
To the university's database
- 5 of 55
- Previous record
- Next record
- To hitlist
Find more in SwePub
- By the author/editor
- Chen, Xiaowen
- Chen, Shuming
- Lu, Zhonghai
- Jantsch, Axel
- About the subject
-
- ENGINEERING AND TECHNOLOGY
- ENGINEERING AND ...
- and Electrical Engin ...
- Articles in the publication
- 3rd IEEE Interna ...
- By the university
- Royal Institute of Technology
Search outside SwePub
- Extend your search to:
- Google Book Search
- Google Scholar
Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.
- Copyright © LIBRIS - National Library Systems
- LIBRIS.kb.se
